# Microprocessor Course

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the product described any license under the patent rights of Motorola, Inc. or others.

Motorola reserves the right to change specifications without notice.

EXORciser, EXORdisk, EXORtape and EXORterm are trademark of Motorola Inc.

Motorola Inc. 1979
"All Rights Reserved"

# EUROPEAN MOTOROLA SEMICONDUCTOR SALES OFFICES

DENMARK Motorola A/S Bredebovej 23 DK-2800 Lyngby Tel. (02) 88 44 55

Motorola Semiconducteurs S.A. Headquarter 15-17, avenue de Ségur 75007 Paris Tel. 551 50 61

Sales Office 42, avenue de La Plaine-Fleurie 38240 Meylan (Grenoble) Tel. (76) 90 22 81

WEST GERMANY

EST GERMANY Motorola GmbH, Geschäftsbereich Halbleiter Headquarter Münchner Strasse 18 8043 Unterföhring Tel. (089) 92481

Tel. (089) 92-931 Sales Offices Hans-Böckler-Strasse 30 3012 Langenhagen — Hannover Tel. (0511) 77-20-37

8500 Nürnberg Tel. (0911) 6 57 61 Stralsunder Strasse 1 7032 Sindelfingen Tel. (07031) 8 30 74/8 30 75 Abraham-Lincoln-Strasse 28 6200 Wiesbaden Tel. (06121) 76 19 21

Motorola B.V. Emmalaan 41

ITALY Motorola S.p.A. Headquarter Via Ciro Menotti 11 20129 Milano Tel. 738 61 41/2/3 Sales Office Via Portanova 10 40123 Bologna — Tel. 26 69 05 Sales Office Via Costantino Maes 68 00162 Roma — Tel. 831 47 46

NORWAY Motorola A/B (Service Office) Brugt. 1 Oslo 1 — Tel. (02) 41 91 40

SOUTH AFRICA Motorola South Africa (Pty) Ltd. P.O. Box 39586 Bramley 2018 Tel. 786 1184

SWEDEN Motorola AB. Virebergsvaegen 19 17140 Solna – Tel. (08) 82 02 95

SWITZERLAND
Motorola Semiconductor Products S.A. Motorola Semiconductor Products S Alte Landstrasse 101 8702 Zollikon — Tel. (01) 65 56 56

UNITED KINGDOM

Motorpla Ltd. Headquarter York House, Empire Way Wembley Middlesex Tel. (01) 902 88 36 Sales Office 10-12, Mount Street, Television House Manchester M2 5WS, Lancs Tel. (61) 833 07 31/833 07 34 Sales Office
Colvilles Road, Kelvin Estate
East Kilbride, Scotland
Tel. (3552) 3 91 01

HEADQUARTERS EUROPEAN OPERATIONS

SWITZERLAND

Motorola Inc.
Semiconductor Products Group
16, chemin de la Voie-Creuse, P.O. Box 8
1211 Genéve 20
Tel. (022) 33 56 07

# FRANCHISED MOTOROLA SEMICONDUCTOR DISTRIBUTORS

AUSTRIA

Elbatex GmbH Endresstrasse 54 – 1238 Wien Tel. (222) 88 55 11

Diode Belgium Rue Picard 202-204 — 1020 Bruxelles Tel. (02) 428 51 05

DENMARK

Distributøren Interelko Aps Hovedgaden 16 – 4622 Havdrup Tel. (03) 38 57 16

FINLAND

Field Oy Veneentekijantie 18 – 00210 Helsinki 21 Tel. (80) 692 25 77

FRANCE

Bellion Electronique
Zone Industrielle de Kerscao/Brest
29219 Le Relecq-Kerhuon — B.P. 16
Tel. (98) 28 03 03

Celdis S.A. 53, rue Charles-Frérot — 94250 Gentilly Tel. (01) 581 00 20 tet. (017 981 00 20 Ets. F. Feutrier S.A. (Main Office) Rue des Trois-Glorieuses 42270 St-Priest-en-Jarez (St-Etienne) Tel. (77) 74 67 33

Ets. F. Feutrier S.A. Avenue Laplace — Zone industrielle 13470 Carnoux Tel. (42) 82 16 41

Tel. (42) 82 16 41 Feutrier II ed France 29, rue Ledru-Rollin — 92150 Suresnes Tel. (01) 772 46 A. (Main Office) 13, rue Victor-Hugo — BP 63 59350 Saint-André-lez-Lille Tel. (20) 51 21 33

Tel. (20) 51 21 33 Ets. Gros S.A. 14, avenue du Général-Leclerc — 54000 Nancy Tel. (83) 35 17 35

Tel. (83) 35 17 35 Ets. Gros A. 5, rue Pascal — 94800 Villejuif Tel. (01) 678 27 27 S.C.A.I.B. S.A. 80, rue d'Arcueil — Zone Silic 94150 Rungis Tel. (01) 687 23 13

iel. (al) 1687 23 13 Sté Commerciale Toutélectric (Main Office) 15-17, Bouvard Bonrepos – 31008 Toulouse Tel. (61) 82 11 33 Sté. Commerciale Toutélectric 80-83, quai des Queyres – 33100 Bordeaux Tel. (66) 86 50 31

Alfred Neye Enatechnik GmbH (Ab 1.1.1979) Schillerstrasse 14 — D-2085 Quickborn/Hamburg Tel. (04) 106 61 21 Distron oHG Distron oHG Beheimstrasse 3 1000 Berlin 10 Tel. (030) 342 10 41/45

EBV Elektronik Vertriebs-GmbH (Main Office) Gabriel-Max-Strasse 72

Gabriel-Max-Strasse 72 8000 München 90 Tel. (089) 64 40 55 EBV Elektronik Vertriebs GmbH In der Meineworth 9 3006 Burgwebel 1 / Hannover Tel. (051) 39 45 70

EBV Elektronik Vertriebs-GmbH Oststrasse 129 4000 Düsseldorf Tel. (0211) 8 48 46

EBV Elektronik Vertriebs-GmbH Myliusstrasse 54 6000 Frankfurt 1 Tel. (0611) 72 04 16

EBV Elektronik Vertriebs-GmbH Alexanderstrasse 63 7000 Stuttgart 1 Tel. (0711) 24 74 81

Jermyn GmbH Postfach 1180 6277 Camberg Tel. (06434) 60 05

Mütron Müller & Co. KG Bornstrasse 22

RTG, E. Springorum GmbH+ Co. (Main Office) Postfach 426 46 Dortmund 1 Tel. (0231) 5 49 51

RTG, E. Springorum GmbH+ Co. Friedrich-Ebert Damm 112 2000 Hamburg 70 Tel. (040) 693 70 61/62

RTG, E. Springorum GmbH+ Co. Ungererstrasse 43 8000 München 40 Tel. (089) 36 65 00

RTG, E. Springorum GmbH + Co. Reutlingerstrasse 87 7000 Stuttgart-Degerloch Tel. (0711) 76 64 28

RTG, E. Springorum GmbH+ Co. Mendelssohn-Bartholdy-Strasse 16 6200 Wiesbaden Tel. (06121) 52 73 09

SASCO Vertrieb von elektronischen Bauelementen GmbH (Main Office) Hermann-Oberth-Strasse 16 8001 Putzbrunn b. München Tel. (089) 46 40 61/69

SASCO Vertrieb von a Bauelementen GmbH Postfach 3066 4005 Düsseldorf/Meer Tel. (02150) 14 33

SASCO Vertrieb von elek Bauelementen GmbH Postfach 890214

3000 Hannover Tel. (0511) 86 25 86

SASCO Vertrieb von elektron Bauelementen GmbH Lorenzer Strasse 15 8500 Nürnberg Tel. (0911) 20 41 52

SASCO Vertrieb von elektronischen Bauelementen GmbH Stafflenbergstrasse 24 – 7000 Stuttgart 1 Tel. (0711) 24 45 21

SPOERLE Electronic (Ab 1.1.1979) Otto-Hahn-Strasse 13 — 6072 Dreieich b. Frankfurt Tel. (06103) \* 3 04-1

Technoprojekt (Main Office) Heinrich-Ebner-Strasse 13 7000 Stuttgart – Bad Cannstatt Tel. (0711) 56 17 12

Technoprojekt
Ostring 150 – 6231 Schwalbach/Ts
Tel. (06196) 8 21 00

Macedonian Electronics Ltd. Charilaou – P.O. Box 240 – Thessaloniki Tel. 30 68 00

Macedonian Electronics Ltd. Lloyd George 10 - Athe Tel. (21) 360 95 71

HOLLAND

B.V. Diode Hollantlaan 22 – Utrecht Tel. (030) 88 42 14

5473 ZG Heeswijk (N.B.) – P.O. Box 25 Tel. (41) 39 12 52

Interag Co., Ltd. XIII Rajk Laszlo u. 11 – P.O. Box 184

Milcom LTD, Motorola Building Niloo Street, Vanak Square — Teheran Tel. 66 12 14/15

Celdis Italiana S.p.A. (Main Office) Via F.IIi Gracchi 36 – 20092 Cinisello Balsamo (MI) Tel. (02) 612 00 41-2-3-4-5

Celdis Italiana S.p.A. Via Lorenzo il Magnifico 109 – 00162 Roma Tel. (06) 42 38 55

lei: (UB) 42:39 bb Celdis Italiana S.p.A. Via Turati, 33 – 40055 Castenaso (Bologna) Tel. (051) 78 – 80 78 Celdis Italiana S.p.A. Via Mombarcaro 96 – 10136 Torino Tel. (11) 35 93 12

Celdis Italiana S.p.A. Via Ognissanti, 83 – 35100 Padova Tel. (049) 2 68 02

Tel. (049) 2 68 02 Cramer Italia S.p.A. (Main Office) Via Cristoforo Colombo 134 – 00147 Roma Tel. (06) 51 79 81-2-3-4-5-6-7

Cramer Italia S.p.A. Via S. Simpliciano 2 – 20121 Milano Tel. (02) 80 93 26

Cramer Italia S.p.A. Via Umberto 1° 59 – 35100 Padova Tel. (049) 2 53 74

Cramer Italia S.p.A. Via Malta 5 – 40135 Bologna Tel. (051) 42 28 90 Tel. (051) 42 28 90 Cramer Italia S.p.A. Corso Traiano 28/15 — 10135 Torino Tel. (011) 619 20 62

Silverstar Ltd. S.p.A. Via dei Gracchi 20 – 20146 Milano Tel. (02) 49 96

Silverstar Ltd. S.p.A. Via Paisiello 30 – 00198 Roma Tel. (06) 844 88 41 Silverstar Ltd. S.p.A. Piazza Adriano 9 — 10139 Torino Tel. (011) 44 32 75/6 — 44 23 21

NIGERIA

Beckron International 14, Alhaji Bashorun Street SW Ikoyi – P.O. Box 1896 – Lagos Tel. 5 66 29

Ola Tandberg Elektro A/S Skedsmogatan 25 - Oslo 6 Tel. (02) 19 70 30

PHZ Transpol S.A. (Intraco Building)
UI. Stawki 2 — 00-950 Warsaw 1
Tel. (004822) 39 50 79

PORTUGAL

Equipamentos de Laboratorio LDA Rua Pedro Nunes 47 — Lisbon 1 Tel. 97 02 51

L'Electron 704 Main Pretoria Road, Wynberg Tul. P.O. Box 10544, Johannesburg 2000 Tel. 40 62 96

SPAIN

Hispano Electronica S.A. (Main Office)
Poligono Industrial "Urtinsa"
Apartado de Correos 48 — Alcorcón (Madrid)
Tel. (01) 619 41 08 Hispano Electronica S.A. Figols, 27-29 Barcelona 14 - Tel. 259 05 22/23

SWEDEN

/EDEN Interelko AB. Sandsborgsvägen 50 12233 Enskede – Tel. (08) 49 25 05 AB Gösta Bäckström Alströmergatan 22 – Box 12009 10221 Stockholm Tel. (08) 54 10 80

SWITZERLAND

Elbatex AG Alb. Zwyssig-Strasse 28 - 5430 Wettingen Tel. (056) 26 56 41 Omni Ray AG Dufourstrasse 56 – 8008 Zürich Tel. (01) 34 07 66

ERA Elektronik Sanyi Ve Ticaret A.S. Ankara Irtibat Bürosü Gazi Mustapha Kemal Bul. 12 KAT4D79 Yenisehir/Ankara — Tel. 25 49 33

UNITED KINGDOM

A.M. Lock & Co. Ltd Neville Street, Middletor Oldham, Lancs OL96LF Tel. (061) 652 04 31 Celdis Ltd. 37-39 Loverock Road Reading, Berks, RG3, 1ED Tel. (0734) 585 171

Cramer Components Ltd Hawke House Green Street Sunbury on Thames, Middlesex, England Tel. (9327) 8 55 77

Tel. (9327) 8 55 77 Crellon Electronics Ltd. 380, Bath Road Slough, Berks SLI 6 JE Tel. (06286) 6 36 11 ITT Electronic Services Edinburgh Way Harlow, Esex CM20 (2DF) Tel. Harlow (0279) 26 777 Jermyn Industries Vestry Estate – Sevenoaks, Kent Tel. (732) 5 11 74

Macro-Marketing Ltd. 396, Bath Road Slough, Berks SL1 6JD Tel. (06286) 630 11

YUGOSLAVIA

Elektrotehna Ljubljana Export-Import Titova 51 – P.O. Box 34-1 61000 Ljubljana Tel. (61) 32 02 41 Elektrotehna Ljubljan Filiala Beograd Marsala Tita 6/1 11000 Beograd Tel. (011) 69 69 24

# **EUROPEAN SEMICONDUCTOR FACTORIES**

FRANCE

Motorola Semiconducteurs S. Canto Laouzetto — Le Mirail 31023 Toulouse CEDEX Tel. (61) 40 11 88

GERMANY

Münchner Strasse 1 8043 Unterföhring Tel. (089) 92 481

UNITED KINGDOM

Motorola Semiconductors Ltd. Colvilles Road, Kelvin Estate East Kilbride/Glasgow (Scotland) Tel. (3552) 39 101

# **Table of contents**

		Page
1.	Number Systems	5
2.	Microprocessing Unit	17
3.	Memory	39
4.	Peripheral Interface Adapter	45
5.	ACIA	67
6.	Addressing Modes	83
	Assembler Techniques	93
8.	Instruction Set	139
9.	Program Problems	151
10.	Example Programs	171
11.	System Configuration	211

# **Number Systems**

#### NUMBER SYSTEM

The Motorola 6800 Microprocessor is an 8-bit system. It has 8 data lines, 16 address lines, and functions with 8- and 16-bit registers. It is, therefore, convenient to use the Hexadecimal Number System when interfacing with the M6800 system. However, before concentrating on the Hexadecimal Number System, a discussion of several other number systems would be beneficial.

The most familiar number system is Base 10 or Decimal—i.e., 0, 1, 2, 3, 4, 5, 6, 7, 8, and 9—since this is the system in general use. What does a typical base-10 number represent? Take, for example, 2743. The number  $2743_{10}$  really represents  $3 \times 10^0 + 4 \times 10^1 + 7 \times 10^2 + 2 \times 10^3$ ; and, as can be seen, the least significant digit (LSD) is 3 and the most significant digit (MSD) is 2.

In digital computers, numbers are represented in base 2 or binary form, i.e., 1's and 0's. One method of converting base 10 numbers to binary numbers is known as "repeated division by 2". Using  $47_{10}$  for example:

Converting 1011112 back to a base-10 number, we have:

$$101111_{2} = 1 \times 2^{0} + 1 \times 2^{1} + 1 \times 2^{2} + 1 \times 2^{3} + 0 \times 2^{4} + 1 \times 2^{5}$$

$$= 1 \times 1 + 1 \times 2 + 1 \times 4 + 1 \times 8 + 0 \times 16 + 1 \times 32$$

$$= 1 + 2 + 4 + 8 + 0 + 32$$

$$= 47_{10}$$

In general, converting from a number in any base to a number in base 10 is accomplished as follows:

$$(A_0B^0 + A_1B^1 + A_2B^2 + A_3B^3 + A_4B^4 + ... + A_nB^n)$$

where B is the base of the number system and A is the particular digit in the original number corresponding to its position to the left of the decimal point. On the example just completed, (101111).

$$A_0 = 1$$
,  $A_1 = 1$ ,  $A_2 = 1$ ,  $A_3 = 1$ ,  $A_4 = 0$ , and  $A_5 = 1$  and  $B = 2$  (base 2).

# N-2 Number System

Another number system used with digital computers is octal, or base 8, since octal is a more convenient way of representing binary 2. To illustrate, the conversion of 61 in base 10 to a number in base 8 and a number in base 2 using the method of repeated division is shown below:

8/61 0 8/7	R = 5 LSD R = 7 MSD	75 <sub>8</sub> (Octal)
 30 2/61	R = 1 LSB	
15 2/30	R = 0	
2/15	R = 1	1111012
3 2/ <del>7</del>	R = 1	(Binary)
$\frac{1}{2/3}$	R = 1	
$\frac{0}{2/1}$	R = 1 MSB	

As a proof that  $75_8$  =  $111101_2$ , convert each digit of 75 base 8 to base 2 by continuous division.

Convert 7<sub>8</sub> to base 2:



Convert  $5_8$  to base 2:

This demonstrates that an octal number (base 8) can be used to easily represent a string of binary bits (base 2). Therefore,  $75_8$  =  $111101_2$  which is the same pattern of 1s and 0s as derived by converting from base 10 to base 2.

As previously mentioned, the M6800 Microprocessor utilizes 8- and 16-bit registers. But when trying to use the octal number system, there is a slight problem. Since in octal each digit represents 3 binary bits, and 8 and 16 bits cannot be selected evenly into groups of 3. This is resolved with the hexadecimal number system. Hexadecimal is a base-16 number system and can be handled in exactly the same manner

as base 8 or base 2. In Hexadecimal, four bits (in binary) represent one Hexadecimal number. Thus, an 8-bit register can be represented by a 2-digit hex number. To illustrate, assume there exists the binary number 01100111 in an 8-bit register. If this bit pattern is divided into two 4-bit groups of 0110 and 0111, then the hex representation would be 67<sub>16</sub>. The following is offered as a proof:

1100111<sub>2</sub> = 
$$1 \times 2^{0} + 1 \times 2^{1} + 1 \times 2^{2} + 0 \times 2^{3} + 0 \times 2^{4} + 1 \times 2^{5} + 1 \times 2^{6} + 0 \times 2^{7}$$

MSB LSB =  $1 + 2 + 4 + 0 + 0 + 32 + 64 + 0$ 

=  $103_{10}$ 

and LS Digit (LS half-byte)

$$67_{16} = 7 \times 16^{0} + 6 \times 16^{1}$$

MS Digit (MS half-byte)

=  $7 \times 1 + 6 \times 16$ 

=  $7 + 96$ 

=  $103_{10}$ 

Therefore,  $67_{16} = 01100111_{2} = 103_{10}$ 

From this simple example, one might wonder how hexadecimal digits (base 16) are represented for numbers above 9. The following table shows the solution to this dilemma.

Base 10	Base 16
(Decimal)	(Hexadecimal)
0	0
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	Α
11	В
12	С
13	D
14	E
15	F

Table I

### N-4 Number System

To convert any decimal (base 10) number to hexadecimal (base 16), again use the repeated division method. As an example, convert  $1023_{10}$  to hexadecimal.

therefore,  $1023_{10} = 3FF_{16}$ . As a check, convert  $3FF_{16}$  back to a base 10 number.

$$3FF_{16} = 15 \times 16^{0} + 15 \times 16^{1} + 3 \times 16^{2}$$
$$= 15 \times 1 + 15 \times 16 + 3 \times 256$$
$$= 15 + 240 + 768$$
$$= 1023_{10}$$

To further elaborate on the relationship between hexadecimal and binary, convert  $1023_{10}$  to binary and then back to hexadecimal. First,  $1023_{10}$  to binary:

511	D 4	L CD:+		
2/1023	R = 1	LSBit		
255 2/511	R = 1			
127 2/255	R = 1			
63 2/127	R = 1			*
31 2/63	R = 1		11111111111	
1 <u>5</u> 2/31	R = 1			
$\frac{7}{2/15}$	R = 1			•
3				
2/7	R = 1			
$\frac{1}{2/3}$	R = 1			
0				
2/1	R = 1	MSBit		

Now, arranging this number into three groups of four bits each and then converting each group to its hexadecimal counterpart, the result is  $1023_{10}$ , represented in hexadecimal 1111111111<sub>2</sub> = 0011 1111 1111<sub>2</sub> =  $3FF_{16}$ . Where  $0011_2 = 3_{16}$  and  $1111_2 = F_{16}$  (from Table 1).

In summary, remember that each hexadecimal (base 16) digit is a representation of 4 binary bits. It is easy to convert from hex to binary and binary to hex. For convenience, a limited conversion chart follows.

<sup>\*</sup>From Table I.

# **CONVERSION CHART**

Decimal	Octal	Hexadecimal	Binary
0 1	0	0	0000 0000 0000 0001
2	2 3	2 3	0000 0010 0000 0011
4	4	4	0000 0100
5 6	5 6	5 6	0000 0101 0000 0110
7	7	7	0000 0111
8	10	8	0000 1000
9 10	11 12	9 A	0000 1001 0000 1010
11	13	В	0000 1011
12	14	С	0000 1100
13 14	15 16	D E	0000 1101 0000 1110
15	17	F	0000 1111
16 17	20 21	10 11	0001 0000 0001 0001
18	22	12	0001 0001
19	23	13	0001 0011
20 21	24 25	14 15	0001 0100 0001 0101
22	26 26	16	0001 0101
23	27	17	0001 0111
24 25	30 31	18 19	0001 1000 0001 1001
26 26	32	19 1A	0001 1001
27	33	1B	0001 1011
28 29	34 35	1C 1D	0001 1100 0001 1101
30	36	1E	0001 1101
31	37	1F	0001 1111
32 33	40 41	20 21	0010 0000 0010 0001
34	42	22	0010 0001
35	43	23	0010 0011
36 37	44 45	24 25	0010 0100 0010 0101
37 38	45 46	26	0010 0101
39	47	27	0010 0111
40	50	28	0010 1000

# Two's Complement

The M6800 system does not do direct subtraction, so the method of 2's complement addition is used to accomplish the subtraction. The 2's complement of any binary number is its additive inverse. That is, a binary number plus its 2's complement always equals zero. Or,

How is the 2's complement of a binary number computed? There are several methods. One way of calculating the 2's complement is to take the number to be converted, invert all the digits, then add one.

For example, find the 2's complement of 01011011.  $(91_{10})$ 

Therefore, 10100101 is the 2's complement of 01011011.

The following are examples of subtraction by the method of 2's complement addition:

1. Given 61-12 = ? (base 10), or

	Binary Notation.	mex inotation
61 =	00111101	3D
- 12	- <u>00001100</u>	- <u>0C</u>

But to do the subtraction, first convert 00001100 ( $12_{10}$ ) to a 2's complement number.

Therefore, given		Binary Notation	<b>Hex Notation</b>
		00001100	OC .
a.	Invert	11110011	F3
b.	Add	+ 0000001	+ 01
		11110100 2's compleme	nt F4

So the subtraction becomes 2's complement addition

$$\begin{array}{c} 00111101 & 3D \\ + 11110100 & + F4 \\ \hline \text{ans} & 00110001 & \text{ans} & 31 \\ \end{array}$$

As a check

$$\begin{array}{l}
61_{10} \\
-\frac{12_{10}}{49_{10}} = 00110001_2 = 31_{16}
\end{array}$$

Hex Notation

2. Given 61-2=? (base 10)

	Dinary rectation	TION HOLDER
61	00111101	3D
- 2	0000010	- 02
Doing the 2's complement addition		
	<b>Binary Notation</b>	<b>Hex Notation</b>
	00111101	3D

**Binary Notation** 

For further information see page 1-21 of the M6800 Microprocessor Applications Manual  $\,$ 

<sup>\*2&#</sup>x27;s complement of 00000010

<sup>\*\*</sup> Hex notation of 2's complement

# 8-BIT 2'S COMPLEMENT

DECIMAL	BINARY	HEXADECIMAL
+127	0111 1111	7F
•	•	•
•	•	•
•	•	•
+64	0100 0000	40
•	•	•
•	•	•
•	•	
+2	0000 0010	02
+1	0000 0001	01
0	0000 0000	00
-1	1111 1111	FF
2	1111 1110	FE
•	•	•
•	•	•
•	•	•
-64	1100 0000	C0
•	•	•
•	•	•
•	•	•
-127	1000 0001	81
128	1000 0000	80

# Homework - Number Systems

Convert the following base 10 numbers to base 2 and base 16. Prove each base 2 and base 16 number is equal to its original base 10 number.

	Decimal	Binary	Hexadecimal
a)	9210		
b)	14410		
c)	409110		
d)	254 <sub>10</sub>		
e)	256 <sub>10</sub>		
f)	64,522 <sub>10</sub>		
g)	200010		

Convert the following decimal numbers to 8-bit 2's complement representation.

h)	- 17 <sub>10</sub>	
i)	+2510	
j)	$-5_{10}$	
k)	- 128	

Turn this page over to check your answers.

# N-10 Number System

# Answers

	Decimal	Binary	Hexadecimal
a)	92	1011100	5C
b)	144	10010000	90
c)	4091	111111111011	FFB
d)	254	11111110	FE
e)	256	10000000	100
f)	64522	1111110000001010	FCOA
g)	2000	11111010000	7D0
	Decimal	8-Bit 2's Complement Re	presentation
h)	- 17	11101111	
i)	+25	00011001	
i)	-5	11111011	
k)	-128	1000000	
•••	0		

# **MPU**


# MICROPROCESSING UNIT (MC6800)

#### Introduction

The Motorola M6800 Microcomputer System of standard LSI (Large Scale Integration) devices permits the systems designer to configure and connect a total system with a minimum amount of time and effort. The MC6800 Microprocessing Unit (MPU) forms the nucleus of the system. LSI circuits available which may be used to configure a total system in conjunction with the MC6800 MPU include: 1) MCM6810 Random Access Memory (RAM), 2) MCM6830 Read Only Memory (ROM), 3) MC6821 Peripheral Interface Adapter (PIA), and 4) MC6850 Asynchronous Communications Interface Adapter (ACIA).


The MPU communicates with the rest of the system via a 16-bit address bus and an 8-bit data bus. The 16-bit address bus provides the MPU with the capability of addressing up to 64K. The 8-bit data bus is bidirectional in that data is transferred both into the MPU or out of the MPU over the same bus. A read/write (R/W) line is provided to allow the MPU to control the direction of data transfer. Since the same bus is used both for data into the MPU and out of the MPU, a separate 8-line bus is saved.

Other features of the M6800 system include a single +5 volt supply, operation at clock rates from 100 kilohertz to 1 megahertz, plus hardware and software interrupt-capability.



# MICROPROCESSING UNIT (MC6800)

The nucleus of the M6800 Microcomputer Family is the microprocessing unit (MPU). The MPU is enclosed in a 40-pin package as shown on the following page.



## Features included in the MPU are:

- 1. Two accumulators (A and B)
- 2. One index register (X)
- 3. One program counter register (PC)
- 4. One stack pointer register (SP)
- 5. One condition code register (CC)
- 6. 72 instructions
- 7. Six addressing modes
- 8. System clock range of 100 kilohertz to 1 megahertz
- 9. Program interrupt capability

# **ACCUMULATORS**

The MPU contains 2 accumulators designated A and B. Each accumulator is 8 bits (one byte) long and is used to hold operands and data from the arithmetic logic unit.

## INDEX REGISTER

The index register (X) is a 16-bit (2 byte) register which is primarily used to store a memory address in the indexed mode of memory addressing. The index register may be decremented, incremented, and stored.

#### PROGRAM COUNTER

The program counter (PC) is a 16-bit register that contains the address of the next byte to be fetched from memory. When the current value of the program counter is placed on the address bus, the program counter will be incremented automatically.

#### STACK POINTER

The stack pointer (SP) is a 16-bit (2 byte) register that contains a beginning address, normally in RAM, where the contents of the MPU registers may be stored when the MPU has other functions to perform such as an interrupt or a Subroutine. The address in the stack pointer is the starting address of sequential memory locations in RAM where MPU contents of the registers will be stored. The contents of the MPU will be stored in the RAM as follows:

Stack Point Address : contents of PCL
Stack Pointer Address—1 : contents of PCH
Stack Pointer Address—2 : contents of XL
Stack Pointer Address—3 : contents of XH
Stack Pointer Address—4 : contents of A
Stack Pointer Address—5 : contents of B
Stack Pointer Address—6 : contents of CC

After the contents of each register is stored on the stack, the stack pointer will be decremented. When the stack is unloaded (contents of registers restored), the contents of the last register on the stack will be the first register that is restored.

# CONDITION CODE REGISTER (CC)

The condition code register is an 8-bit register. Each *individual* bit may be set or cleared by execution of an instruction. To see how each instruction affects the condition code register, refer to the M6800 programming manual. This register is used by the conditional branch instructions. Bits 6 and 7 are not used and remain at logic "1".

Carry-Borrow For addition, the carry-borrow condition code (C) in the zero-bit position, represents a carry. This bit gets set (C = 1) to indicate a carry,

and is reset (C = 0), if there is no carry.

Overflow The V-bit (bit 1) of the condition code register is set (V = 1) when two's complement overflow results from an arithmetic operation, and is

reset (V = 0), if two's complement overflow does not occur.

Zero The Z-bit (bit 2) of the condition code register is set (Z = 1), if the result of an arithmetic operation is zero, and is reset (Z = 0), if

the result is not zero.

# CONDITION CODE REGISTER С Н Z CARRY/BORROW OVERFLOW (2'S COMP.) ZERO RESULT NEGATIVE $(b_7 = 1)$ INTERRUPT MASK

# BITS SET AS A RESULT OF PREVIOUS OPERATION!

ABA:	A= B=	1000 1000 1000 1000	A+B=	1 0001 0000	;	H = 1, Z = 0 C = 1, N = 0 V = 1
DEC A	<b>A</b> =	0000 0001	A-1=	0000 0000	;	Z = 1, N = 0
LDA A	= \$8	0	A=	1000 0000	;	N = 1, Z = 0, V = 0
COM A OR DEC A	<b>A</b> =	1000 0000 ,	Ā=	0111 1111		N = 0, V = 0, C = 1, Z = 0 N = 0, V = 1, C = UNCHANGED, Z = 0
АВА		1000 0010 = -126 <sub>10</sub> 1000 0010 = -126 <sub>10</sub>	A+B = [	1 0000 0100 +410	;	V = 1, $Z = 0C = 1$ , $N = 0H = 0$ TR1022

The N-bit (bit 3) of the condition code register is set (N = 1), if bit 7 Negative

of any operation is set (equal to 1). The N-bit is reset (N = 0), if bit 7 of

HALF-CARRY (b3 →b4)

any result is equal to 0.

Interrupt

If this bit is set (I = 1), IRQ interrupts are inhibited. If I = 0, the processor may be interrupted by IRQ being in the low state. The I bit is set Mask

via SEI instruction or by an interrupt occurring (IRQ, NMI, or SWI). This bit is cleared with RTI (assuming I bit was clear before interrupt)

or CLI.

The half-carry bit H (bit 5) of the condition code register is set (H = 1)Half-Carry during execution of any of the instructions ABA, ADC, or ADD, if

there is a carry from bit position 3 to bit position 4. The half-carry is reset (H = 0) during these operations, if there is no carry from bit

position 3.

The information the condition code register holds is the results of the NOTE:

instruction that last affected the condition code register.

#### MPU Signal Descriptions

# READ/WRITE (R/W)

This output line is used to signal all devices external to the MPU that the MPU is in a read state (R/W = high) or a write state (R/W = low). The normal standby state of this line when no external devices are being accessed is a high state. This line is three state. When three state control goes high, this line enters the high-impedance mode.

2. VALID MEMORY ADDRESS (VMA)

This output line (when in the high state), tells all devices external to the MPU that there is a valid address in the address bus. This signal *is not three state*.

3. DATA BUS ENABLE (DBE)

This signal will enable the data bus drives when in the high state. This input is normally the phase 2 ( $\phi$ 2) clock. During the high state, it will permit data to be output during a write cycle. During an MPU read cycle, the data bus drives will be disabled internally.

4. INTERRUPT
REQUEST (IRQ)
(Level Sensitive Pin)

This input requests that an interrupt sequence be generated. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the condition code register is not set (interrupt masked), the machine will begin an interrupt sequence. The index register, program counter, accumulators, and condition code register are stored on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations n-6 and n-7. Where n is the highest ROM address. An address loaded at these locations causes the MPU to jump to an interrupt routine in memory.

5. PHASE ONE  $(\phi 1)$  AND PHASE TWO  $(\phi 2)$  CLOCKS

These two pins are used for a two-phase, non-overlapping clock that runs at the  $V_{DD}$  voltage level. These clocks run at a rate up to 2 MHz for MC68B00.

6. RESTART (RES)

This input is used to start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. If a positive edge is detected on the input, this will signal the MPU to begin the restart sequence. This will restart the MPU and start execution of a routine to initialize the processor. All the higher order address lines will be forced high.

# MPU-6 Microprocessing Unit (M6800)

For the restart, the last two memory locations in the last ROM (n and n-1) will be accessed, whereby an address is stored which is the address to be loaded in the program counter which tells the processor where program execution is to begin.

# 7. NONMASKABLE INTERRUPT (NMI) (Edge Sensitive Pin)

This input requests that a nonmask-interrupt sequence be generated within the processor. As with the Interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the condition code register has no effect on NMI. However, NMI does set the Interrupt Mask bit.

The index register, program counter, accumulators, and condition code register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations n-2 and n-3. An address loaded at these locations causes the MPU to jump to a non-maskable interrupt routine in memory.

# 8. GO/HALT (G/H)

When this input is in the high state, the machine will fetch the instruction addressed by the program counter and start execution. When low, all activity in the machine will be halted. This input is level sensitive. In the halt mode, the machine will stop at the end of instruction. Bus Available will be at a logic "1" level Valid Memory Address will be at a logic "0" and all other three-state lines will be in the three-state mode.

The halt line must go low with the leading edge of phase one to insure single instruction operation. If the halt line does not go low with the leading edge of phase one, one or two instruction operations may result, depending on when the halt line goes low relative to the phasing of the clock.

# 9. BUS AVAILABLE (BA)

The Bus Available signal will normally be in the low state. When activated, it will go to the high state indicating that the MPU has stopped and that the address bus is available. This will occur if the Go/Halt line is in the halt (low) mode or the MPU is in a "wait" state as the result of some instruction such as the WAI instruction.

# 10. THREE-STATE CONTROL (TSC)

This input causes all of the address lines and the Read/Write line to go into the off or high-impedance state. The Valid Memory Address and Bus Available signals will be forced low. The data bus is not affected by TSC and has its own enable (Data Bus Enable). In DMA applications, the Three-State Control line should be brought high on the leading edge of the Phase One Clock. The  $\phi 1$  clock must be held in the high state for this function to operate properly. The address bus will then be available for other devices to directly address memory. Since the MPU is a dynamic device, it must be refreshed periodically, or destruction of data will occur.

# 11. ADDRESS BUS (AØ/A15)

Sixteen pins are used for the address bus. The outputs are three-state bus drivers capable of driving one standard TTL load and 90 pF at 2 megahertz. When the output is turned off, it is essentially an open circuit. This permits the MPU to be used in DMA applications.

# 12. DATA BUS (DØ/D7)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF at 2 megahertz.

Now that we have talked about the pins of the MPU package, we will talk about the "heartbeat" of the system—the clock.

### The MPU Clock

The MPU clock driver must meet the minimum and/or maximum criteria. These criteria are explained by the table accompanying the timing waveform. (See MPU-10.) The information to remember is that on the falling edge of  $\phi$ 1, the program counter is advanced, and, on the falling edge of  $\phi$ 2, the data is latched into the MPU.

1	2	3	4	5
Program Memory Address	Opcode/ Data	Comments	Addressing Modes	Mnemonic
1000 1001	86 05	LDA A with Hex 05	Immediate	LDA A #\$5
1002 1003	D6 F1	LDA B with the contents of F1=04 (hex)	Direct	LDA B \$F1
1004	1B	Add contents of Accum B to contents of Accum A and store in A	Accumulator	ABA

Up to this point we have physically described the microprocessor, i.e., the accumulators and registers. We will now explain how this microprocessor works. This will be easier if we use a small program to trace the flow of data through the MPU system.


The program shown on MPU-7 will be used; and, in conjunction with MPU-8, a description of the operation of the MPU will be described.

The program shown above is divided into 5 columns. Column 1 is the Program Memory Address column. Here we show the address locations where the program is stored. Column 2 contains the instruction opcode or data. This information is in hexademical notation. Column 3 is a comment column to aid you in understanding what task is to be performed. Column 4 describes the addressing mode used. More information is contained in the addressing mode section. The fifth column gives the mnemonic for the particular instruction used.

When Phase 1 ( $\phi$ 1) goes high, the contents of the program counter are transferred to the address bus. While this action is taking place, VMA will go to a logic 1 indicating a valid address. On the falling edge of  $\phi$ 1, the program counter will be incremented (if required) by one. When Phase 2 ( $\phi$ 2) goes high, data is placed on the data bus; and, during the falling edge of  $\phi$ 2, the data is latched into the MPU. This sequence occurs every time the MPU addresses a memory location and data is moved.

Let us return to the program and begin with  $\phi1$  going to a logic 1. The contents of the program counter (we will assume to be 1000 hex)\* will be transferred to the to the address bus.  $\phi1$  goes low and the program counter is incremented to 1001. Memory location 1000 has been selected; and, when  $\phi2$  goes to a logic 1, its contents will be transferred to the data bus. Looking at our program on MPU-7, we see that the data stored in memory location 1000 is 86. Therefore, 86 is the data transferred to the data bus. Again, during the falling edge of  $\phi2$ , the data on the bus is latched into the MPU.

# PROGRAMMING MODEL OF THE MICROPROCESSING UNIT




TR10

<sup>\*</sup>All addresses will be given in hexademical notation.

# **EXECUTABLE INSTRUCTIONS — ALPHABETIC LIST**


ABA	ADD ACCUMULATORS	INS	INCREMENT STACK POINTER
ADC	ADD WITH CARRY	INX	INCREMENT INDEX REGISTER
ADD	ADD	JMP	JUMP
AND	LOGICAL AND	JSR	JUMP TO SUBROUTINE
ASL	ARITHMETIC SHIFT LEFT		
ASR	ARITHMETIC SHIFT RIGHT	LDA	LOAD ACCUMULATOR
BCC	BRANCH IF CARRY CLEAR	LDS	LOAD STACK POINTER
BCS	BRANCH IF CARRY SET	LSR	LOAD INDEX REGISTER
BEQ	BRANCH IF EQUAL TO ZERO	NEG	LOGICAL SHIFT RIGHT NEGATE
BGE	BRANCH IF GREATER OR EQUAL ZERO	NOP	NO OPERATION
BGT	BRANCH IF GREATER THAN ZERO		
BHI	BRANCH IF HIGHER	ORA	INCLUSIVE OR ACCUMULATOR
BIT	BIT TEST	PSH	PUSH DATA
BLE	BRANCH IF LESS OR EQUAL	PUL	PULL DATA
BLS	BRANCH IF LOWER OR SAME	ROL	ROTATE LEFT
BLT	BRANCH IF LESS THAN ZERO	ROR	ROTATE RIGHT
BMI	BRANCH IF MINUS	RTI	RETURN FROM INTERRUPT
BNE	BRANCH IF NOT EQUAL TO ZERO	RTS	RETURN FROM SUBROUTINE
BPL	BRANCH IF PLUS		
BRA	BRANCH ALWAYS	SBA	SUBTRACT ACCUMULATORS
BSR	BRANCH TO SUBROUTINE	SBC	SUBTRACT WITH CARRY
BVC	BRANCH IF OVERFLOW CLEAR	SEC	SET CARRY
BVS	BRANCH IF OVERFLOW SET	SEI	SET INTERRUPT MASK
CBA	COMPARE ACCUMULATORS	SEV	SET OVERFLOW
CLC	CLEAR CARRY	STA	STORE ACCUMULATOR
CLI	CLEAR INTERRUPT MASK	STS	STORE STACK REGISTER
CLR	CLEAR	STX	STORE INDEX REGISTER
CLV	CLEAR OVERFLOW	SUB	SUBTRACT
CMP	COMPARE	SWI	SOFTWARE INTERRUPT
COM	COMPLEMENT	TAB	TRANSFER ACCUMULATORS
CPX	COMPARE INDEX REGISTER	TAP	TRANSFER ACCUMULATORS TO CONDITION CODE REG
DAA	DECIMAL ADJUST	TBA	TRANSFER ACCUMULATORS
DEC	DECREMENT	TPA	TRANSFER CONDITION CODE REG TO ACCUMULATOR
DES	DECREMENT STACK POINTER	TST	TEST
DEX	DECREMENT INDEX REGISTER	TSX	TRANSFER STACK POINTER TO INDEX REGISTER
		TXS	TRANSFER INDEX REGISTER TO STACK POINTER
EOR	EXCLUSIVE OR	WAI	WAIT FOR INTERRUPT
INC	INCREMENT		
			7040-4

TR1090



	MC6800	Min		Max	
Clock Timing (Figure 1) Cycle Time	t <sub>cyc</sub>	1.0	-	10	μς
Clock Pulse Width $(\text{Measured at V}_{CC} - 0.3 \text{ V}) \hspace{1cm} \phi \text{1,}  \phi \text{2}$	${\sf PW}_{\phi{\sf H}}$	400		9500	ns
Total $\phi$ 1 and $\phi$ 2 Up Time	t <sub>ut</sub>	900	. –	_	ns
Rise and Fall Times $$\phi {\rm 1},\phi {\rm 2}$$ (Measured between VSS + 0.3 V and VCC $-$ 0.3 V)	t <sub>φr</sub> , t <sub>φf</sub>		-	100	ns
Delay Time or Clock Separation (Measured at $V_{OV} = V_{SS} + 0.6 V$ )	<sup>t</sup> d	0	active.	9100	ns
Overshoot Duration	tos	0	-	40	ns

# MPU CLOCK WAVE FORM



TR1018

This information will be decoded as an opcode versus data, since it will be assumed the last instruction was terminated.

Looking at MPU-7, we see that LDA A requires 2 cycles and 2 bytes of data. The first cycle was used to bring in the first byte of data, 86, into the MPU. On the next  $\phi$ 1 cycle, the program counter is transferred to the address bus and 1001 is placed on the address bus selecting memory location 1001.  $\phi$ 1 now falls and the program counter is incremented by 1 to 1002,  $\phi$ 2 rises to a logic 1 and 05 is the data placed on the data bus.  $\phi$ 2 goes low and 05 is now latched into the A accumulator. Here we have used the immediate mode of addressing. In the immediate mode of addressing, the data is contained in the second byte of the instruction.  $\phi 1$  goes high and the program counter transfers its contents to the address bus which is 1002.  $\phi$ 1 goes low and the program counter is incremented to 1003 hex.  $\phi$ 2 goes high and D6 is the data placed on the data bus. Since the MPU finished the previous instruction (2 cycles, 2 bytes), it now knows that the next data D6 is an opcode. To accomplish this instruction we need 3 cycles and 2 bytes of data. We have used 1 cycle and 1 byte of data fetching the opcode. Now  $\phi 1$  goes high and the contents of the program counter (1003) is transferred to the address bus.  $\phi$ 2 goes high and F1 is now placed on the data bus.  $\phi$ 2 falls and F1 is latched into the MPU. Notice that we have used the direct mode of addressing. This mode of addressing can be used when addressing memory locations 0 through 255 decimal. In this mode, the second byte of data is an address.

To review, in the direct mode, the first byte is the opcode and the second byte is the address. Finally, on the third cycle, the data at memory location F1 is transferred to the B accumulator. On this last cycle, the program counter does not have to and will not increment.  $\phi1$  now goes high and the program counter transfers 1004 hex to the address bus.  $\phi1$  goes low and the program counter is incremented to 1005 hex.  $\phi2$  goes high and 1B is placed on the data bus; and, on the falling edge of  $\phi2$ , 1B is latched into the MPU. To complete this instruction we need 2 cycles and 1 byte of data. The mode of addressing we have used here is the accumulator mode. In this mode of address the opcode and operand are contained in the first byte of data. All that that is needed to terminate this instruction is another cycle to add the contents of accumulator B to the contents of accumulator A. After this cycle has been completed, accumulator A has 09 hex and accumulator B has 04.

Any program can be handled in this fashion. Refer to a copy of the instruction set summary chart. By looking at the mnemonic, you can obtain the hex opcode for the addressing mode used. The required number of cycles and bytes are also given so you can "step" through a particular program.

#### HARDWARE INTERRUPTS

What happens when the MPU gets a hardware interrupt? After it has been determined that the interrupt is not nonmaskable, the MPU checks the status of the mask bit (bit 4 of the condition code register). If the mask bit is set, the main program continues until a CLI (clears bit 4 of condition code register) instruction is executed, after which time the MPU will honor an interrupt by going to the stack pointer (SP) register and will fetch an address which will be the first address in RAM where the status of the MPU registers will be stored during servicing of the interrupt.

SP contents of program counter low SP-1 contents of program counter high SP-2 : contents of index register low SP-3 contents of index register high SP-4 contents of accumulator A SP-5 contents of accumulator B : SP-6 contents of condition code register

The address in the stack pointer register is determined by the programmer.

After the contents of the MPU registers have been stored in the stack, the mask bit is set, thus preventing any further interrupts from interfering with the MPU until the program executes a CLI instruction. Next the MPU hardware automatically looks at addresses FFF8 (MS) and FFF9 (LS) for the address of the polling routine to find out where the interrupt came from and what action to take.


After the interrupt has been serviced and an RTI instruction is executed, the stack—which contains the contents of the registers before the interrupt—is unloaded in reverse order, i.e., the condition code register is loaded first, then accumulator B is restored, etc. When the registers have been restored to their contents before the interrupt, the processor continues as though nothing happened.

The total story of interrupts is shown on the opposite page in the form of a flow chart.

# SUMMARY OF MPU OPERATION

The MPU requires a two-phase, symmetrical, nonoverlapping clock. During the first phase of the clock ( $\phi$ 1 high), an address will be placed on the address bus by the MPU. During the second phase of the clock ( $\phi$ 2 high), the bidirectional data bus will be active. The first byte of an instruction enters the MPU and is transferred into an internal instruction register and decoded by the MPU. The MPU will then contain the information needed to read in an additional one or two bytes of program as necessary. Once the entire instruction is read into the MPU (one, two, or three bytes), the instruction is then executed. The MPU then reads in the next sequential byte in the program and places it again in the instruction register. The program will sequentially be executed in this manner unless a branch or jump instruction changes the value of the program counter. If this occurs, the next instruction to be executed is determined by the new program counter value.

# **INTERRUPT FLOW CHART**




## MPU-14 Microprocessing Unit (M6800)

If an interrupt or reset occurs during this process, the program counter value will also be changed. The new program counter value is determined by the highest eight memory locations that are reserved for reset and interrupt vectors.

In the case of interrupt, the stack pointer is used to store the contents of the internal registers necessary to return to the program location prior to the interrupt. This happens when the interrupt program exits by an RTI (Return from Interrupt instruction). Similarly, the stack pointer is used to store the program counter value when a JSR (Jump to Subroutine) or BSR (Branch to Subroutine) instruction occurs. The program counter returns to its original value when an RTS (Return from Subroutine) instruction occurs. The stack pointer value is set by an LDS (Load Stack Pointer) instruction.

# RESET SEQUENCE (Figure TR1029, below)

- 1. While  $\overline{\text{HALT}}$  is high,  $\overline{\text{Reset}}$  goes low for at least eight cycles of  $\phi 1$ ,  $\phi 2$ , during which interrupt bit (I) in CC is set.
- 2. Data at FFFE loads into PCH.
- 3. Data at FFFF loads into PCL.
- 4. PC contents go out on address bus during  $\phi$ 1.



- 5. Contents of memory location addressed enters instruction register during  $\phi 2$  and is decoded as first instruction.
- If two or more byte instruction, additional bytes enter MPU for execution. If not, go to next step.
- 7. After execution, step 5 is repeated for subsequent instructions.

# **IRQ** SEQUENCE

- If the I bit in condition code register is not set (I = 0) and IRQ goes low, the IRQ sequence will be entered.
- 2. After completion of the current intruction, internal registers PC, X, A, B, and CC will be stored in RAM at the address indicated by the stack pointer in descending locations (7 bytes in all).
- 3. The IRQ mask (bit I = 1) is set.
- 4. Data at FFF8 gets loaded into PCH.
- 5. Data at FFF9 gets loaded into PCL.
- 6. PC contents go out on address bus during  $\phi$ 1.
- 7. Contents of memory location addressed enters instruction register during  $\phi 2$  and is decoded as first instruction of interrupt routine.
- 8. If it is a more than 1 byte instruction, additional bytes enter MPU for execution. If not, go to next step.
- 9. After execution, step 7 is repeated for subsequent instructions. This loop is repeated until the instruction "RTI" is executed.

### NMI SEQUENCE

- 1. If NMI goes low, the MPU will wait for completion of current instruction.
- 2. The internal registers PC, X, A, B, and CC will then be stored in RAM at the address indicated by the stack pointer in descending locations (7 bytes in all).
- 3. The IRQ (bit I = 1) mask is set.
- 4. Data at FFFC is loaded into PCH.
- 5. Data at FFFD is loaded into PCL.
- 6. PC contents go out on address bus during  $\phi$ 1.
- 7. Contents of memory location addressed enters instruction register during  $\phi 2$  and is decoded as first instruction of NMI subroutine.

## MPU-16 Microprocessing Unit (M6800)

- If two or more byte instruction, additional bytes enter MPU for execution. If not, go to next step.
- 9. After execution, step 7 is repeated for subsequent instructions. This loop is repeated until the instruction RTI is executed.


# **RTI EXECUTION**

- 1. The contents of the stack are loaded back into the MPU (unwinds).
- The contents of the PC go out on the address bus to fetch the first byte of the next instruction.

# SWI INSTRUCTION

- 1. Contents of the MPU registers PC, X, A, B, and CC are stored in RAM at the address indicated by the stack pointer in descending location (7 bytes in all).
- 2. The  $\overline{IRQ}$  mask (bit I = 1) is set.
- 3. Data at FFFA gets loaded into PCH.
- 4. Data at FFFB gets loaded into PCL.
- 5. PC contents go out on address bus during  $\phi$ 1.
- 6. Contents of memory location addressed enters instruction register during  $\phi 2$  and is decoded as first instruction of SWI subroutine.
- 7. If it is a more than one byte instruction, additional bytes enter MPU for execution. If not, go to next step.
- 8. After execution, step 6 is repeated for subsequent instructions. This loop is repeated until the instruction RTI is executed.

# CYCLE BY CYCLE DESCRIPTION OF SAMPLE PROGRAM



ROM Address	ROM Content	Instruction		
0018	86	LDA A #2		
0019	02			
001A	8B	ADD A #3		
001B	03			
001C	В7	STA A \$402B		
001D	40			
001E	2B			

<sup>#</sup> indicates immediate mode of addressing.

NOTE: Address 402B may be a RAM, PIA, or ACIA.

# **DESCRIPTION OF PROGRAM**

The A accumulator is loaded with the number 2. Then the number 3 is added to the 2 in the A accumulator with the result of 5 left in the A accumulator. The 5 in the A accumulator is then stored in location 402B.


<sup>\$</sup> indicates a hex number.

# Cycle-by-Cycle Description of Sample Program

#### CYCLE

#### DESCRIPTION


- 0 The program counter is assumed to be set at 0018.
- 1 The program counter is gated onto the Address Bus (AØ-A15) and the read/write (R/W) line is put in a high state corresponding to a read condition. This results in ROM address 0018 being accessed and the contents of this address (86) being loaded into the instruction register (IR). The program counter has incremented and becomes 0019. The byte "86" in the IR is decoded and interpreted to be a load A immediate (LDA A IMM) instruction.
- The program counter is gated onto the Address Bus and the R/W line is set high corresponding to a read condition. This accesses ROM address 0019 with the contents of this address (02) being put on the Data Bus (D0-D7). Since the instruction was decoded to be an LDA A immediate, the "02" is loaded into the A accumulator. The program counter has incremented and becomes 001A.
- The sequence in (1) is repeated except ROM address 001A is accessed resulting in 8B being loaded into the instruction register, and decoded to be an ADD A immediate. The program counter has incremented to 001B.
- 4 The sequence in (2) is repeated except the data "03" is added to the A accumulator giving a result in the A accumulator of "05". The program counter has incremented to 001C.
- The sequence in (1) is repeated which results in B7 being loaded into the instruction register. The program counter has incremented to 001D. The instruction register is decoded and determined to be a STA A extended. This causes the MPU to interpret the next two sequential locations in memory (001D and 001E) as a 16-bit address with 001D the most significant and 001E the least significant half of the address.
- 6 The number (40) in ROM address 001D is read by the MPU and saved. The program counter has incremented to 001E.
- 7 The contents of ROM address 001E (2B) is read by the MPU and saved. The MPU now has a full 16-bit address saved of 402B. The program counter has incremented to 001F.
- 8 The extended address of 402B is gated onto the address bus register, and the Data Bus is gated to output the A accumulator to the addressed memory location.
- 9 Address 402B is accessed and the R/W line is put in a low state, corresponding to a write. The data in the A accumulator is then gated onto the data bus and stored in location 402B.



TR1028


SS	COMMENTS  LOAD ACC.A WITH HEX NO. 5  (DATA)  LOAD ACC.B WITH DATA STORED  AT MEM. LOCATION 2004	MODES	MNEMONIC
	LOAD ACC.A WITH HEX NO. 5 (DATA) LOAD ACC.B WITH DATA STORED AT MEM. LOCATION 2004	CLIVER	
	(DATA) LOAD ACC.B WITH DATA STORED AT MEM. LOCATION 2004	MMED	LDAA #\$5
	LOAD ACC.B WITH DATA STORED AT MEM. LOCATION 2004		
	AT MEM. LOCATION 2004	EXTND	LDAB \$2004
	\VU V_\VU	*	
	(DALA UA)		
	ADD CONT. OF B ACC TO A ACC	INHER	ABA
	AND STORE IN A ACC.		
	STORE CONT. OF A ACC. (OF)	BIR	STAA \$50
	IO MEMORY LOCATION 50		
	LOAD THE INDEX REGISTER	IMMED	08\$#XQ7
	WITH THE HEX NUMBER 80		
	LOAD THE A ACC. WITH THE	OXONI	LDAA \$5,X
	DATA STORED AT THE MEM. LOC.		
	INDEX REG + 5(85)		
-	INCREMENT THE INDEX REG	INHER	XNI
	BY 1 (80 → 81)		
INUE SC	COMPARE THE INDEX REGISTER	IMMED	V8\$# Xd0
▶ 100F 00	WITH THE HEX NUMBER 8A		
1010 8A			
1011 26	IF COMPARISON IS NOT EQUAL	BEL	BNE [LABEL]
<b>■</b> 1012 F8	BRANCH BACK TO LOAD A ACC		
	(100B)		
1013 8E	OTHERWISE LOAD STACK POINTER	IMMED	LDS #\$7F
1014 00	WITH HEX NUMBER 7F		
1015 7F			

#### MC6800 BUS & CONTROL SIGNALS




TR1021

## RAM USED FOR STACK STORAGE RAM ADDRESS \$0000-\$007F



# Memory

#### **RANDOM ACCESS MEMORY**




#### RANDOM ACCESS MEMORY (RAM)

The MCM6810 is a TTL-compatible, static Random Access Memory (RAM). It is a three-state N-MOS chip containing 128 eight-bit words (128 bytes), housed in a 24-pin package. It has 8 data bus pins, 7 address pins, 6 chip select pins (2 active level high, 4 active level low), 2 power pins (ground and +5 V), and a read/write pin.


To access the RAM, all six chip selects must be at their proper levels. The R/W pin must be in a high state to read from the RAM, and in a low state to write into the RAM. When not being accessed, the RAM goes three-state, i.e., high impedance to the data bus. A functional block diagram is shown on the next page.

## MCM6810 RAM FUNCTIONAL BLOCK DIAGRAM



TR1032-2

### **READ ONLY MEMORY**



TR1033

#### **READ ONLY MEMORY (ROM)**


The MCM6830 is a static, TTL-compatible Read Only Memory (ROM). It is a single N-MOS chip containing 1024 eight-bit words (1024 bytes). The ROM is a three-state device housed in a 24-pin package consisting of 10 address pins, 8 data bus pins, 4 chip select pins, and 2 pins for power (+5 V and ground).

The chip selects are defined by the customer (mask programmable) to be either high or low active level.

To access the ROM, all four chip selects must be at their proper levels. When not accessed the device goes three-state, i.e., high input impedance to the data bus.

A functional block diagram is shown on the next page.

## MCM6830 ROM FUNCTIONAL BLOCK DIAGRAM



\*DEFINED BY THE CUSTOMER

TR1034

# M6800 MEMORIES MASK PROGRAMMABLE ROMS

			tACC
MCM68A30	1KX8	+5v	350ns
MCM6832	2KX8	-5v, +5v, +12v	500ns
MCM68A308	1KX8	+5v	350ns
MCM68A316	2KX8	+5v	350ns
MCM68A332	4KX8	+5v	350ns
UV	ERASA	BLE PROMS	
MCM68708	1KX8	-5v, +5v, +12v	450ns
MCM2708	1KX8	-5v, +5v, +12v	450ns
MCM2716	2KX8	– 5v, +5v, +12v	450ns

TR1217-2

## M6800 MEMORIES PROMS

				<b>tACC</b>
MC7641	512X8	+5v	24 PIN	85ns
MC7643	1KX4	+5v	18 PIN	85ns
	S <sup>-</sup>	TATIC RAMS		
MCM6810	128X8	+5 <b>v</b>	24 PIN	450 ns
MCM2114	1KX4	+5v	18 PIN	200ns
	DY	NAMIC RAMS		
MCM6604	4KX1	-5v, +5v, +12v	16 PIN	250 ns
MCM6605	4KX1	-5v, +5v, +12v	22 PIN	200ns
MCM4116	16KX1	-5v, +5v, +12v	16 PIN	150ns
MCM4096	4KX1	-5v, +5v, +12v	16 PIN	250ns
MCM4027	4KX1	-5v, +5v, +12v	16 PIN	150ns


TR1217A-2

# PIA

#### PERIPHERAL INTERFACE ADAPTER (PIA) - MC6821


The Peripheral Interface Adapter (PIA) is a means used to interface peripheral equipment with the microprocessing unit (MPU). The PIA communicates with the MPU via an eight-bit bidirectional data bus, three chip selects, two register selects, two interrupt request lines, one read/write line, an enable line, and a reset line. These will be discussed in detail later.

Each PIA has two 8-bit bidirectional peripheral data buses for interfacing with peripheral equipment as shown in Figure 1.



Each peripheral data line may be programmed to act as an input or an output. In addition to the two 8-bit peripheral data buses, peripheral control lines CA2 and CB2 may be programmed to act as a peripheral data line as will be discussed later.

Each PIA consists of two control registers, two data direction registers, and two peripheral interface registers (peripheral data). The control registers and the data direction registers are used to control the data in and out of the PIA.



#### A. PERIPHERAL DATA LINES PA0 through PA7

Each of these 8 data lines which interface with the outside world can be programmed to act as either an input or an output. This is accomplished by setting a "1" in the corresponding bit in the Data Direction Register (DDR) if the line is to be an output—or a "0" in the DDR if the line is to be an input. When the data in the peripheral data lines are read into the MPU by a load instruction, those lines which have been designated as input lines (0 in DDR) will be gated directly to the data bus and into the register selected in the MPU. In the input mode, each line represents a maximum of two standard TTL loads for input high current and 1½ standard TTL loads for a low.

On the other hand, when an output data instruction (STA A PIA) is executed, data will be transferred via the data bus to the peripheral data register. A "1" output will cause a "high" on the corresponding data line and a "0" output will cause a "low" on the corresponding data line (two TTL load drive). Data in Peripheral Register A that have been programmed as outputs may be read by an MPU "LDA A from PIA" instruction. If the voltage is above 2 volts for a logic "1" or below 0.8 volts for a logic "0", the data will agree with that data outputted. However, if these output lines have been loaded such that they do not meet the levels for logic "1", the data read back into the MPU may differ from the data stored in the PIA Peripheral Register A.

#### B. PERIPHERAL DATA LINES PBØ through PB7

The 8 data lines which interface with the outside world on the B side may also be programmed to act either as an input or as an output. This is also accomplished by setting a "1" in the corresponding bit in the Data Direction Register (DDR) if the line is to be an output—or a "0" in the DDR if the line is to be an input. The output buffers driving these lines have three-state capability, allowing them to enter a high-impedance state when the peripheral data line is used as an input. Data in Peripheral Register B that have been programmed as outputs may be read by an MPU "LDA A from PIA" instruction even though the lines have been programmed as outputs. If the line has been programmed as an output and a logic "1", reading the line will indicate a logic "1" regardless of the voltage on the pin, due to buffering between the register and the output pin.

#### C. DATA LINES (DØ through D7)

The 8 bidirectional data lines permit transfer of data to/from the PIA and the MPU. The MPU receives data from the outside world from the PIA via these 8 data lines, or sends data to the outside world through the PIAs via the 8 data lines. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs a PIA read operation.

#### D. CHIP SELECT LINES (CSØ, CS1, CS2)

These are the lines which are tied to the address lines of the MPU. It is through these lines that a particular PIA is selected (addressed). For selection of a PIA, the CSØ and CS1 lines must be high and the  $\overline{\text{CS2}}$  must be low. After the chip selects have been addressed, they must be held in that state for the duration of the E (enable) pulse, which is the only timing signal supplied by the MPU to the PIA. This enable pulse (E) is normally the  $\phi 2$  clock. One of the address lines should be ANDed with the VMA line with this output tied to a chip select.

#### PIA-4 Peripheral Interface Adapter (MC6821)

#### E. ENABLE LINE (E)

The enable pulse (E) is the only timing signal that is supplied to the PIA by the MPU. Timing on all other signals is referenced to the leading or trailing edges of the E pulse.

#### F. RESET LINE (RS)

This line is used to reset all registers in the PIA to a logical zero. This would be used primarily during a reset or power-on operation. This line is normally in the high state. A low level resets all registers in the PIA.

#### G. READ/WRITE LINE (R/W)

This signal is generated by the MPU to control the direction of the data transfers on the data bus. A low state on the PIA Read/Write line enables the input buffers and data is transferred from the MPU to the PIA (MPU write) on the falling edge of the E ( $\phi$ 2) signal if the device has been selected. A high on the Read/Write line sets up the PIA for a transfer of data to the data bus (MPU read). The PIA output buffers are enabled when the proper address and the enable pulse are present, thus transferring data to the MPU.

#### H. INTERRUPT REQUEST LINES (IRQA and IRQB)

These lines are used to interrupt the MPU either directly or indirectly through interrupt priority circuitry. These lines are "open source" (no load device on the chip) and are capable of sinking a current of 1.6 mA from an external source. This permits all interrupt request lines to be tied together in a "wire OR" configuration. Interrupts are serviced by a software routine that sequentially reads and tests, on a prioritied basis, the two control registers in each PIA for interrupt flag bits (Bit 6 and 7) that are set. Discussion on the control registers and how the flag bits get set will follow. When the MPU reads the Peripheral Data Register, the Interrupt Flags (Bit 6 and Bit 7) are cleared and the Interrupt Request is cleared.

These request lines (IRQA and IRQB) are active low.

#### I. INTERRUPT INPUT LINES (CA1 and CB1)

These lines are input only to the PIA and set the interrupt flag (Bit 7) of the control registers in the PIA. Discussion of these lines in conjunction with the control register will follow.

#### J. PERIPHERAL CONTROL LINE (CA2)

This line can be programmed to act either as an interrupt input or as a peripheral output. As an output, this line is compatible with standard TTL, (2 load drive) and as an input represents two standard TTL loads for input high current and 1½ standard TTL loads for a low. The function of this line is programmed with Control Register A (Bits 3, 4, and 5).

#### K. PERIPHERAL CONTROL LINE (CB2)

This line may also be programmed to act as an interrupt input or as a peripheral output. As an input, this line has greater than 1 megohm input impedance and is compatible with standard TTL. As an output, it is compatible with standard TTL (2 load drive) and may also be used as a source of up to 1 milliamp at 1.5 volts to directly drive the base of a transistor switch. The function of this line is programmed with Control Register B (Bits 3, 4, and 5).

#### CONTROL REGISTER A (CRA)

7	6	5	4	3	2	1	Ø
IRQA1	IRQA2	C	CA2 Control		DDRA	CA1 C	ontrol

#### CA 1 Control (Bits Ø and 1)

Peripheral control line CA1 is an input-only line which may be used to cause an interrupt by setting the interrupt flag IRQA1 (Bit 7) of Control Register A (CRA). Bits Ø and 1 of CRA are used to determine how the interrupt is to be handled.

After the MPU reads Peripheral Data Register A, the IRQA1 and IRQA2 (Bits 6 and 7) will be cleared.

PIA-6 Peripheral Interface Adapter (MC6821)

Transition of Interrupt Input Line CA1	Status of Bit 1 in CRA (Edge)	Status of Bit Ø in CRA (Mask)	IRQA1 (Interrupt Flag) Bit 7 of CRA	Status of IRQA Line (MPU Interrupt Request)
	0	0	1	MASKED (Remains High)
	0	1	1	GOES LOW (Processor Interrupted)
	1	0	1	MASKED (Remains High)
	1	1	1	GOES LOW (Processor Interrupted)

All other combinations of CA1 transition and status of Bit Øand Bit 1 will be ignored.

As shown in the above chart, Bit 1 is the EDGE PROGRAMMING BIT. A logic "0" in Bit 1 programs the Interrupt Flag Bit 7 (IRQA1) to respond to a negative transition (edge) on CA1.

Bit  $\emptyset$  of the control register is the CA1 interrupt MASK PROGRAMMING BIT. If Bit  $\emptyset$  has a logic "0", the setting of the Interrupt Flag Bit 7 (IRQA1) will not allow the interrupt pin  $\overline{IRQA}$  to go low. If Bit  $\emptyset$  contains a logic "1", the  $\overline{IRQA}$  pin will go low when the flag bit 7 goes to a 1.

#### Data Direction Access Control (DDRA) (Bit 2)

This bit, in conjunction with the register select lines (RSØ and RS1) is used to select either the Peripheral Data Register or the Data Direction Register. To address the A side control register, RS1 is set to a logic "0" and RSØ is set to a logic "1".

RS1	RSØ	CRA (Bit 2)	Register Selected
0	0	1	Peripheral Data Register A
0	0	0	Data Direction Register A
0	1	×	Control Register A

CONTROL	REGISTER	RB (CRB)
---------	----------	----------

. 7	6	5	4	3	2	1	Ø
IRQB1	IRQB2	(	CB2 Control		DDRB	CB1	Control

#### CB1 Control (Bits Ø and 1)

Peripheral control line CB1 is an input-only line which may be used to cause an interrupt by setting the interrupt flag IRQB1 (Bit 7) of control register B (CRB). Bits Ø and 1 of CRB are used to determine how the interrupt is to be handled.

After the MPU reads Peripheral Data Register B, the IRQB1 (Bit 7) and IRQB2 (Bit 6) will be cleared.

Transition of Interrupt Input Line CB1	Status of Bit 1 in CRB (Edge)	Status of Bit Ø in CRB (Mask)	IRQB1 (Interrupt Flag) Bit 7 of CRB	Status of IRQB Line (MPU Interrupt Request)
	0	0	1	MASKED (Remains High)
	0	1	1	GOES LOW (Processor Interrupted)
	1	0	1	MASKED (Remains High)
	1	1	1	GOES LOW (Processor (Interrupted)

All other combinations of CB1 transition and status of Bit Ø and Bit 1 will be ignored.

Bits 1 and Ø of control register B have the same programming use and logic as Bits 1 and Ø of the control register A, that is, Bit 1 is the Edge Programming Bit for CB1 and Bit Ø is the Interrupt Flag Mask Bit for CB1.

#### Data Direction Access Control (DDRB) (Bit 2)

This bit, in conjunction with the register select lines (RSØ and RS1), is used to select either the Peripheral Data Register or the Data Direction Register. To address the B side control register, RS1 is set to a logic "1" and RSØ is set to a logic "1".

 RS1	RSØ	CRB (Bit 2)	Register Selected	
1	0	1	Peripheral Data Register B	
1	0	0	Data Direction Register B	
1	1	X	Control Register B	

#### CA2 Control (Bits 3, 4, and 5 of CRA) as an Interrupt Input

Bits 3, 4, and 5 of the control register determine the function of this line.

Transition of Input CA2	Status of Bit 5 in CRA (I/O Control)	Status of Bit 4 in CRA (Edge)	Status of Bit 3 in CRA (Mask)	IRQA2 (Interrupt Flag) Bit 6 of CRA	Status of IRQA Line (MPU Interrupt Request)
	0	0	0	1	MASKED (Remains High)
	0	0	4 1 - 1	. 1	GOES LOW (Processor Interrupted)
	0	1	0	1	MASKED (Remains High)
	0	1	1	1	GOES LOW (Processor Interrupted)

All other combinations of CA2 transition and status of Bit 3 and Bit 4 will be ignored.


Bit 5 of the control register A is the Input/Output Programming Bit for CA2. If Bit 5 contains a logic "O", CA2 is programmed as an interrupt input line. When programmed as an interrupt input line, the programming of Bits 4 and 3 have the same usage as Bits 1 and 0. Bit 3 is the Interrupt Mask Bit for CA2.

When Bit 5 is a logic "1", CA2 is programmed as an output and Bits 4 and 3 are used to program one of the following three modes of operation. (1) Handshake Mode, (2) Pulse Mode, or (3) Bit 3 Following Mode. These three modes are detailed as follows.


#### CA2 Used as an Output

If Bit 5 of CRA is set to a logic "1", CA2 is designated as an output. The four options utilizing CA2 as an output are shown below. In all four options the IRQA2 flag (Bit 6 of CRA) remains clear.


Bits 5, 4, 3 of CRA = 100 (Handshake Mode)




#### HANDSHAKING WITH PERIPHERAL ON 'A' SIDE



Bits 5, 4, 3 of CRA = 101 (Pulse Mode)





#### Bits 5, 4, 3 of CRA = 110 (Bit 3 Following Mode)

CA2 will always be low.

#### Bits 5, 4, 3, of CRA = 111

CA2 will always be high.

b5	b4	<sub>p3</sub>	CA2
1	1	0	0
1	1	1	1

#### CB2 Control (Bits 3, 4, and 5 of CRB) as an Interrupt Input

Bits 3, 4, and 5 of the control register determine the function of this line.

Transition of Input CB2	Status of Bit 5 in CRB (I/O Control	Status of Bit 4 in CRB (Edge)	Status of Bit 3 in CRB (Mask)	IRQB2 (Interrupt Flag) Bit 6 of CRB	Status of IRQB Line (MPU Interrupt Request)
	0	0	0	1	MASKED (Remains High)
	0	0	1	1	GOES LOW (Processor Interrupted)
	0	1	0	1	MASKED (Remains High)
	0	1	1	1	GOES LOW (Processor Interrupted)

All other combinations of CB2 transition and status of Bit 3 and Bit 4 will be ignored.


The programming of Bits 3, 4, and 5 in control register B has the same use as Bits 3, 4, and 5 in control register A. Control register B programs CB1 and CB2 while control register A programs CA1 and CA2.

#### PIA-12 Peripheral Interface Adapter (MC6821)


#### CB2 Used as an Output

If Bit 5 of CRB is set to a logic "1", CB2 is designated as an output. The four options utilizing CB2 as an output are shown below. In all four options, the IRQB2 flag (Bit 6 of CRB) remains clear and the IRQB interrupt request line remains high.


Bits 5, 4, 3 of CRB = 100 (Handshake Mode)




#### HANDSHAKING WITH PERIPHERAL ON 'B' SIDE



Bits 5, 4, 3 of CRB = 101 (Pulse Mode)





#### PIA-14 Peripheral Interface Adapter (MC6821)

#### Bits 5, 4, 3 of CRB = 110 (Bit 3 Following Mode)

CB2 will always be low.

#### Bits 5, 4, 3 of CRB = 111

CB2 will always be high.

b5	b4	b3	CB2		
1	1	0	0		
1	1	1	1		

#### SUMMARY OF PIA CONTROL REGISTERS

#### A. REGISTER SELECTS RSØ AND RS1

If RS1 is set to a logic "0", then "A" side is selected.

If RS1 is set to a logic "1", then the "B" side is selected.

If RSØ is set to a logic "0", and CRA (or CRB) Bit 2 is set to a logic "1", the peripheral data register is selected.

If RSØ is set to a logic "O", and CRA (or CRB) Bit 2 is set to a logic "O", then the data direction register is selected.

If RSØ is set to a logic "1", the control register is selected.

#### B. CA1 OR CB1 INTERRUPT LINE

If Bit 0 of CRA (or CRB is set to a logic "0", all interrupts caused by CA1 (or CB1) are disallowed by the PIA. However, the respective flag bits will be set by CA1 and/or CB1.

#### C. CA2 OR CB2 INTERRUPT LINE

If Bit 3 of CRA (or CRB) is set to a logic "0", all interrupts caused by CA2 (or CB2) are disallowed by the PIA. If Bit 5 of CRA (or CRB) is set to a logic "1", then the CA2 (or CB2) line is used as an output line per previous table and the respective flag bits CRA6 (CRB6) are reset to a "0".

**D.** The interrupt flag bits (6, 7 of both the A and B control registers) are read only bits. The MPU *cannot* write into Bits 6 and 7 of either control register. Only interrupt inputs from the "outside world" can set Bits 6 or 7 of the control registers. The MPU can reset the flag bits by reading the respective peripheral data registers. When the read peripheral data register is performed, both flag bits (6 and 7) are cleared.

#### SUMMARY OF CONTROL REGISTERS CRA AND CRB

Control Registers CRA and CRB have total control of CA1, CA2, CB1, and CB2 lines. The status of eight bits of the control registers may be read into the MPU. However, the MPU can only write into Bit 0 through Bit 5 (6 bits), since Bit 6 and Bit 7 are set only by CA1, CA2, CB1, or CB2.

#### ADDRESSING PIAs

Before addressing PIAs, the Data Direction (DDR) must first be loaded with the bit pattern that defines how each line is to function, i.e., as an input or an output. A logic "1" in the Data Direction Register defines the corresponding line as an output while a logic "0" defines the corresponding line as an input. Since the DDR and the Peripheral Data Lines have the same address, the control register bit 2 determines which register is being addressed. If Bit 2 in the control register is a logic "0", then the DDR is addressed. If Bit 2 in the control register is a logic "1", the Peripheral Data Register is addressed. Therefore, it is essential that the DDR be loaded first before setting Bit 2 of the control register.

The above sequence of setting up the PIA assumes that the data outputs of the PIA are active high (True  $\geq$  2.4 volts). If all the outputs at a given PIA port are active low (True  $\leq$  0.4 volts), see the section on ACTIVE LOW OUTPUTS.

#### **EXAMPLE**

Given a PIA with an address of 4004, 4005, 4006, and 4007. 4004 is the address of the A side Peripheral Interface Register. 4005 is the address of the A side control register. 4006 is the address of the B side Peripheral Interface Register. 4007 is the address of the B side control register. On the A side, Bits 0, 1, 2, and 3 will be defined as inputs, while Bits 4, 5, 6, and 7 will be used as outputs. On the B side, all lines will be used as outputs.

#### PIA-16 Peripheral Interface Adapter (MC6821)

The program to accomplish the above is as follows.

PIA1AD = 4004 PIA1AC = 4005 PIA1BD = 4006 PIA1BC = 4007

1. LDA A #%11110000 (4 outputs, 4 inputs) 2. STA A PIA1AD (Loads A DDR) 3. LDA A #%11111111 (All outputs) 4. STA A PIA1BD (Loads B DDR) 5. LDA A #%00000100 (Sets Bit 2) 6. STA A PIA1AC (Bit 2 set in A control register) 7. STA A PIA1BC (Bit 2 set in B control register)

Statement 2 addresses the DDR, since the control register (Bit 2) has not been loaded. Statements 6 and 7 load the control registers with Bit 2 set, so addressing PIA1AD or PIA1BD accesses the Data Register.

#### PIA PROGRAMMING VIA THE INDEX REGISTER

The program shown in the previous section can be accomplished using the Index Register.

1. LDX #\$F004

2. STX PIA1AD  $\$F0 \rightarrow PIA1AD; \$F0 \rightarrow PIA1AC$ 

3. LDX #\$FF04

4. STX PIA1BD \$FF → PIA1BD; \$04 → PIA1BC

Using the Index Register in this example has saved six bytes of program memory as compared to the program shown in the previous section.

#### **ACTIVE LOW OUTPUTS**

When all the outputs of given PIA port are to be active low (True  $\leq$  0.4 volts), the following procedure should be used.

- a) Set Bit 2 in the control register.
- b) Store all 1s (\$FF) in the peripheral data register.
- c) Clear Bit 2 in the control register.
- d) Store all 1s (\$FF) in the data direction register.
- e) Store control word (Bit 2 = 1) in control register.

#### **EXAMPLE**

The B side of PIA1 is set up to have all active low outputs. CB1 and CB2 are set up to allow interrupts in the HANDSHAKE MODE and CB1 will respond to positive edges (low-to-high transitions). Assume reset conditions. Addresses are set up and equated to the same labels as previous example.

1.	LDA A #4	
2.	STA A PIA1BC	Set Bit 2 in PIA1BC (Control Register)
3.	LDA B #\$FF	
4.	STA B PIA1BD	All 1s in Peripheral Data Register
5.	CLR PIA1BC	Clear Bit 2
6.	STA B PIA1BD	All 1s in Data Direction Register
7.	LDA A #\$27	
8.	STA A PIA1BC	00100111 →→ Control Register

The above procedure is required in order to avoid outputs going low, to the active low TRUE STATE, when all 1s are stored to the Data Direction Register as would be the case if the normal configuration procedure were followed.

#### INTERCHANGING RSØ AND RS1

Some system applications may require movement of 16 bits of data to or from the "outside world" via two PIA ports (A side + B side). When this is the case it is an advantage to interconnect RS1 and RSØ as follows.

RSØ to A1 (Address Line A1) RS1 to AØ (Address Line AØ)

This will place the peripheral data registers and control registers side by side in the memory map as follows.

Table	Example Address
PIA1AD	\$4004
PIA1BD	\$4005
PIA1AC	\$4006
PIA1BC	\$4007

The index register or stackpointer may be used to move the 16-bit data in two 8-bit bytes with one instruction. As an example:

LDX PIA1AD PIA1AD  $\rightarrow IX_H: PIA1BD \rightarrow IX_L$ 

#### PIA - AFTER RESET

When the RS (Reset Line) has been held low for a minimum of one microsecond, all registers in the PIA will be cleared.

Because of the reset conditions, the PIA has been defined as follows.

- 1. All I/O lines to the "outside world" have been defined as inputs.
- 2. CA1, CA2, CB1, and CB2 have been defined as interrupt input lines that are negative edge sensitive.
- 3. All the interrupts on the control lines are masked. Setting of interrupt flag bits *will not* cause IRQA or IRQB to go low.

#### SUMMARY OF CA1-CB1 PROGRAMMING

Bits 1 and  $\emptyset$  of the respective control registers are used to program the interrupt input control lines CA1 and CB1.

b1	b <sub>0</sub>	
0	0	b <sub>1</sub> = Edge (0 = -, 1 = +)
0	1	$b_0$ = Mask (0 = Mask, 1 = Allow)
1	0	
1	1	


Note that this is the same logic as Bits 4 and 3 for CA2-CB2 when CA2-CB2 are programmed as inputs.

#### SUMMARY OF CA2-CB2 PROGRAMMING

Bits 5, 4, and 3 of the control registers are used to program the operation of CA2-CB2.

	b5	b4	p3		
	0	0(-)	0	(Mask) CA2-CB2 Input Mode	
CA2-CB2	0	0(-)	1	(Allow) $b_4 = Edge (0 = -, 1 = +)$	
MODE	0	1(+)	0	(Mask) $b_3 = Mask (0 = Mask, 1 = Allow)$	
	0	1(+)	1	(Allow)	
	1	0	0 –	- HANDSHAKE MODE	
CA2-CB2 OUTPUT MODE	1	0	1 -	- PULSE MODE	
	1 1	1	0		
	1	1	1	b <sub>3</sub> FOLLOWING MODE	

# PIA CONFIGURATION PROBLEM



I/O AS FOLLOWS:

CONTROL LINES:

CA1 – POSITIVE EDGE, ALLOW INTERRUPT CA2 – PULSE MODE CB1 – NEGATIVE EDGE, MASK INTERRUPT CB2 – HAND SHAKE MODE

ASSUME RESET CONDITION

PIA1AD PIA1AC PIA1BD

## PIA CONFIGURATION SOLUTION

LDA A #\$BC 10111100

STA A PIA1AD I/O TO DDRA

LDA A #\$FF

1111 1111 I/O TO DDRB

STA A PIA1BD LDA A #\$2F

0010 1111

STA A PIA1AC

TO "A" CONTROL

LDA A #\$24


0010 0100

STA A PIA1BC

TO "B" CONTROL

TR1059

#### INITIALIZING PIA ON POWER-UP



TR1061

For convenience the following table summarizes the improvements incorporated in the MC6821 vs. the MC6820.

## Summary of Differences — 6820 vs. 6821

	6820	6821
RESET	Although RESET clears all the registers, if a negative edge comes in on CA1, CA2, CB1, and CB2, the appropriate flag bit can set even though the RESET pin is zero.	All the bits including the flag bits are held to zero.
Enable Input	1. Cin = 20 pf max	1. Cin = 7.5 pf max
	VIH min = Vss + 2.4 volts	VIH min = VSS + 2.0 volts
	VIL max = Vss + 0.4 volts	VIL mzx = Vss + 0.8 volts
	Refreshes the data bus drivers drivers.	No data bus driver refresh required.
	3. Clocks in interrupts	3. Does not clock in interrupts, however one E pulse is required while the input is at the inactive level prior to receiving the active transition.
Output Drive Capability (A and B side and IRQA and IRQB)	1 TTL load	2 TTL load
PD Max	650 mw	550 mw

TR1231

# **ACIA**

#### SERIAL DATA COMMUNICATIONS


As has been shown in previous sections of this manual, the M6800 MPU works with 8 bits per byte and the bytes are moved in a parallel format, i.e., all bits of a given byte move at the same time.

There are times when data must move over a communications channel or media that is expensive per unit length. When this is the case, it is desirable to trade off communications channel cost for time. Rather than have 8 channels provided in order to move data in a parallel format, it is far less expensive to provide a single communications channel and move the data in a serial format. When data is moved in a serial format, it takes more time to send the byte for a given communications rate or channel bandwidth, but a lesser number of channels are required.

The very simplest example would be where a system on the ground floor of a building must send data to a system on the fifth floor. It may be less expensive (less cabling to the fifth floor) and will be more reliable if a single channel is used for the communications.


The MC6850 Asynchronous Communications Interface Adapater provides the M6800 MPU-based systems designer with a means of implementing serial communications. The main function of the ACIA is to provide a hardware means of parallel-to-serial and serial-to-parallel data conversion and communications control via software programming.

#### MPU TO TTY INTERFACE



181155

#### MPU TO REMOTE SITE VIA MODEM



TR1156

#### Asynchronous Communications Interface Adapter (ACIA) – MC6850

The Asynchronous Communications Interface Adapter (ACIA) is a means used to receive and transmit up to eight bits of data for serial data communications. The ACIA communicates with the MPU via an eight-bit bidirectional data bus, three chip select lines, one register select line, one interrupt request line, an enable line, and one read/write line.


The ACIA has four registers which may be addressed by the MPU. The Status Register (SR) and the Receiver Data Register (RDR) are "read only" registers in that the MPU cannot write into two registers. The Transmit Data Register (TDR) and the Control Register (CR) are "write only" registers in that the MPU cannot read from these registers.

#### MPU Interface Lines


#### A. BIDIRECTIONAL DATA LINES (DØ-D7)

The eight bidirectional data lines permit transfer of data to and from the ACIA and the MPU. The MPU receives data from the outside world from the ACIA via these eight data lines or sends data to the outside world through the ACIA via the eight data lines. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs an ACIA read operation.

110 BAUD SERIAL ASCII DATA TIMING



TR1159




150 & 300 BAUD SERIAL ASCII DATA TIMING

TR1160

## **ASCII CODE**


BITS 4 THRU 6	-	0	1	2	3	4	5	6	7
	( 0	NUL	DLE	SP	0	@	Р		'p
	1	SOH	DC1	!	1	Α	Q	a	q
	2	STX	DC2	"	2	В	R	b	r
	3	ETX	DC3	#	3	C	S	С	S
	4	EOT	DC4	\$	4	D	T	d	ţ
	5	ENQ	NAK	%	5	Ε	U	8	u .
BITS O THRU 3 🗸	6	ACK	SYN	&	6	F	V	f	v
	7	BEL	ETB	'	7	G	W	g	w
	8	BS	CAN	( -	8	H	X	h	x
	9	HT	EM	)	9	1 .	Υ	i	У
	Α	LF	SUB	*	:	J	Z	j	Z
	В	VT	ESC	+	;	K	[	k	1
	C	FF	FS	١,	<	L	1	l I	/
	D	CR	GS	_	=	M	]	m	}
	E	SO	RS		>	N	1	n	. ≈
1	( F	SI	US	/	?	0	, ←	O	DEL
								Т	R1097

# SEND A 7 BIT ASCII CHAR. "H" EVEN PARITY — 2 STOP BITS $H = 48_{16} = 1001000_2$



TR1161

# PARALLEL TO SERIAL CONVERTER AND SERIAL TO PARALLEL CONVERTER



#### B. CHIP SELECT LINES (CSØ, CS1, CS2)

These are the lines which are tied to the address lines of the MPU. It is through these lines that a particular ACIA is selected (addressed). For selection of an ACIA, the CSØ and CS1 lines must be high and the CS2 must be low. After the chip selects have been addressed, they must be held in that state for the duration of the E enable pulse, which is the only timing signal supplied by the MPU to the ACIA.


#### C. ENABLE SIGNAL (E)

The enable pulse is a high-impedance, TTL-compatible input from the MPU that enables the ACIA input or output buffers, and clocks data to or from the ACIA.

#### D. READ/WRITE LINE (R/W)

The Read/Write line is a high-impedance, TTL-compatible input that is used to control the direction of data flow between the ACIA's eight-bit parallel data bus and the MPU. When Read/Write is high (MPU read), the ACIA output driver is turned on and a selected register is read by the MPU. When the Read/Write line is low (MPU write), the ACIA output driver is turned off and the MPU writes into a selected register. Thus, the Read/Write signal, in conjunction with the register select line, is used to select the registers within the ACIA that are read only.

Register Select (RS)	Read/Write (R/W)	ACIA Register Selected	MPU Read or Write	
0	0	Control	Write	
0	1	Status	Read	
1	0	Transmit Data	Write	
1	1	Receive Data	Read	



TR1163

#### E. REGISTER SELECT (RS)

The Register Select line is a high-impedance, TTL-compatible input from the MPU that is used to select, in conjunction with the Read/Write line, either the Transmit/Receiver Data register or the Control/Status register in the ACIA as shown in paragraph D of this section.

#### F. INTERRUPT REQUEST LINE (IRQ)

The Interrupt Request Line is a TTL-compatible output line to the MPU that is used to interrupt the MPU upon the occurrence of certain events. This line is active in the low state and remains low as long as the interrupt is present and the appropriate interrupt enable within the ACIA is set.

#### **ACIA** Registers

#### A. STATUS REGISTER (READ ONLY)

The Status Register can *only* be read by the MPU. This register is selected when the Register Select (RS) line is low and the Read/Write (R/W) line is high (RS · R/W=01).

#### STATUS REGISTERS (SR)

7	6	5	4	3	2	1	φ
IRQ	PE	OVRN	FE	CTS	DCD	TDRE	RDRF

#### Bit ∅ – Receiver Data Register Full (RDRF)

- "1" The Receiver Data Register is full. This bit is cleared when the RDR is read by the MPU.
- "0" The Receiver Data Register has been read by the MPU. The non-destructive read cycle clears the RDRF bit, although the data in the Receiver Data Register is retained. If the DCD line goes high indicating loss of carrier, the RDRF bit is clamped at logic "0" indicating the contents of the Receiver Data Register are not current.

#### ACIA-8 Serial Data Communications

#### Bit 1 - Transmit Data Register Empty (TDRE)

- "1" The Transmit Data Register is empty and new data may be transferred. This bit is cleared by a write from the MPU to the TDR.
  - IRQ (bit 7 gets set).
- "0" The Transmit Data Register is full.

When a logic "1" is present on the  $\overline{\text{CTS}}$  pin a 1 will be present in bit 3 of the Status Register indicating it is not clear to Send. This condition will clamp bit 1 of the Status Register (TDRE) to a logic "0" and inhibit interrupts due to a Transmit Register Empty collection. See Bit 7 — IRQ.

## Bit 2 - Data Carrier Detect (DCD)

- "1" There is no carrier from the modem. This also clamps bit 0 (RDRF) to a logic "0", thus inhibiting further interrupts from RDRF. See Bit 7-IRQ.
- "0" The carrier from the modem is present.

## Bit 3 - Clear to Send (CTS)

- "1" The Clear to Send line from the modem is high, thus inhibiting the Transmit Data Register Empty (TDRE) bit. Modem is not ready for data.
- "O" The Clear to Send line from the modem is low. Modem is ready for data.

# Bit 4 — Framing Error (FE)

- "1" Framing Error indicates that the received character is improperly framed by the start and stop bit and is detected by the absence of the first or second stop bit. This error indicates a synchronization error, faulty transmission, or a break condition. This error flag is set or reset during the receiver data transfer time. Therefore, this error indicator is present throughout the time that the associated character is available.
- $^{\prime\prime}0^{\prime\prime}-\,\,$  The received character is properly framed.

#### Bit 5 - Receiver Overrun (OVRN)

"1" — Overrun is an error flag that indicates that one or more characters in the data stream were lost. That is, a character or a number of characters were received but not read from the Receiver Data Register (RDR) prior to subsequently being received. The overrun condition begins at the midpoint of the last bit of the second character received in succession without a read of the RDR having occurred. The Overrun does not occur in the Status Register until the valid character prior to Overrun has been read. Character synchronization is maintained during the Overrun condition. The Overrun indication is reset after the reading of data from the Receive Data Register. Overrun is also reset by the Master Reset.

"0" - No Receiver Data Overruns have occurred.

#### Bit 6 - Parity Error (PE)

"1" — The parity error flag indicates that the number of highs (ones) in the character does not agree with the preselected odd or even parity. Odd parity is defined to be when the total number of ones is odd. The parity error indication will be present as long as the data character is in the RDR. If no parity is selected, then both the transmitter parity generator output and the receiver parity check results are inhibited.

"0" - No parity error occurred.

#### Bit 7 - Interrupt Request (IRQ)

"1" — There is an interrupt in the ACIA. This bit being high causes the IRQ output line to be low. This will be cleared by reading the Status Register and writing into the Transmit Data Register or reading the Receiving Data Register.

Interrupts (IRQ=1) can also be caused by loss of receive carrier (DCD=1). The respective interrupts—a) Transmitter Data Register Empty, b) Receiver Data Register Full, c) Data Carrier Loss—will only occur if the respective interrupts are enabled, i.e., bit 7 of the Control Register set to a 1 for receive interrupts and Bit 6=0 and Bit 5=1 of the Control Register for the transmit interrupts.

"0" - No interrupt present.

#### B. CONTROL REGISTER (WRITE ONLY)

The Control Register can only be written into by the MPU. This register is selected when the Register Select (RS) line and the Read/Write line are both low  $(RS \cdot R/W = 00)$ .

CONTROL REGISTER (CR)

7	6	5	4	3	2	1	φ
R I E		smitter ntrol		Word Select		I	ınter vide

Receiver Interrupt Enable

Bits Ø and 1 — Counter Divide Select Bits (CDS)

	CR1	CR0	Function	Maximum Data Clock Rate
_	0	0	÷1	500 KHz
	0	1	÷16	800 KHz
	1	0	÷64	800 KHz
	1	1	Master Reset	

Bits 2, 3, and 4 - Word Select Bits (WS)

В4	В3	B2	Word Length	+	Parity	+	Stop Bits
0	0	. 0	7		Even		2
0	0	1	7		Odd		2
0	1	0	7		Even		1
0	1	1	7		Odd		1
1	0	0	8		None		2
1	0	1	8		None		1
1	1	0	8		Even		1
1	1	1	8		Odd		1

Bits CR5 and CR6 have the following system application:

CR6	CR5	
0	0	The RTS pin is <i>low</i> and Transmit Interrupts are inhibited. This is the code used when requesting that the communications channel be set up. It is not clear to send data yet.
0	1	The RTS pin is <i>low</i> and the communications channel has been set up. Therefore, this code is used to generate IRQs via the TDRE bit in the Status Register.
1	0	The RTS pin is <i>high</i> and transmit interrupts are inhibited. This code can be used to "knock down" the communications channel.
1	1	The RTS pin is <i>low</i> (keep up communications channel), a break signal (low level on transmit data out line) is transmitted. This is used to interrupt the remote system.

#### Bit 7 — Receiver Interrupt Enable (RIE)

- "1" Enables interrupts caused by:
  - a) Receiver Data Register Full going high;
  - b) A low to high transition on the Data Carrier Detect signal line.
- "O" Inhibits interrupts due to Receive Data Register Full or loss of Receive Data Carrier.

#### **Clock Inputs**

Separate high-impedance, TTL-compatible inputs are provided for clocking of transmitted and received data. Clock frequencies of 1, 16, or 64 times the data rate may be selected.

#### A. TRANSMIT CLOCK (TXC)

The transmit clock input is used for the clocking of transmitted data. The transmitter initiates data on the negative transition of the clock.

## B. RECEIVE CLOCK (RXC)

The Receive Clock input is used for synchronization of received data. The receiver strobes the data on the positive transition of the clock. (In the  $\div 1$  mode, the clock and data must be synchronized externally.)

#### ACIA-12 Serial Data Communications

#### Modem Control

The ACIA includes several functions that permit limited control of a data modem. The functions included are Clear-to-Send, Request-to-Send, and Data Carrier Detect.

## A. CLEAR-TO-SEND (CTS)

This high-impedance, TTL-compatible input provides automatic control of the transmitting end of a communications link via the modem's "clear-to-send" active low output.

#### B. REQUEST-TO-SEND (RTS)

The Request to Send output enables the MPU to control a modem via the data bus. The active state is low.

#### C. DATA CARRIER DETECTED (DCD)

This high-impedance, TTL-compatible input provides automatic control of the receiving end of a communication link by means of the modem "Data Carrier Detect" or "Received-Line-Signal Dectect" output. The DCD input inhibits and initializes the receiver section of the ACIA when high. A low-to-high transition of the Data Carrier Detect may initiate an interrupt to the MPU to indicate the occurrence of a loss carrier.

#### Received Data Line (RX)

The Received Data Line is a high-impedance, TTL-compatible input through which data is received in a serial NRZ (Nonreturn to Zero) format. Synchronization with a clock for detection of data is accomplished internally when clock rates of 16 or 64 times the bit rate are used. Data rates are in the range of 0 to 500 Kbps when external synchronization is utilized.

#### Transmitted Data Lines (TX)

The Transmit Data Output Line transfers serial NRZ data to a modem or other peripheral at the same range of rates as the received data.

PROBLEM: SET UP ACIA, ÷64, 8B, OP, 1S. OPERATE WITH MODEM.
WRITE THE CODE TO SET UP THE ACIA AND BE READY
TO RECEIVE AND TRANSMIT DATA.

CONTROL REG = ACIAC STATUS REG = ACIAC RCVR REG = ACIAD XMIT REG = ACIAD

ANS: LDA A #\$03 00000011 RESET

STA A ACIAC

LDA A #\$1E 00011110 ÷64, 8B, OP, IS

STA A ACIAC

CHK LDA A ACIAC LOAD STATUS REG


AND A #\$0C 00001100 CHECK CTS & DCD

**BNE CHK** 


LDA A #\$BE 10111110 READY TO

STA A ACIAC RECEIVE & XMIT

TR1176-1



# MC14411 BIT RATE GENERATOR



# **Addressing Modes**

## 72 MNEMONIC INSTRUCTIONS

#### **6 ADDRESSING MODES**

- INHERENT/ACCUMULATOR/IMPLIED
- IMMEDIATE
- DIRECT
- EXTENDED
- INDEXED
- RELATIVE

TR1063-1

#### ADDRESSING MODES

The MC6800 Microprocessor has six addressing modes available to the programmer. They are Inherent/Accumulator, Immediate, Direct, Extended, Indexed, and Relative.

#### A INHERENT/ACCUMULATOR/IMPLIED

These addressing modes have one-byte instructions and therefore either do not require addressing a memory location or the addressing information is contained in the instruction. An example of an *inherent* instruction would be to execute a "clear carry bit" instruction and would look like this in memory:

Memory Location 0100

Memory Contents (Hex) OC (CLC opcode)

OC (in hex) is the CLC instruction. The result of this instruction would be to load a zero in the carry bit in the MPU condition code register.

An example of an *accumulator* instruction would be to execute an "arithmetic shift left of accumulator A" instruction and would look like this in memory:

Memory Location 0100

Memory Contents (Hex) 48 (ASL A opcode)

48 (in hex) is the ASL A instruction. The result of this instruction will have the contents of accumulator A shifted one place to the left. Bit 0 (LSB) of the accumulator will be loaded with a zero, and bit 7 (MSB) will be loaded into the carry bit of the condition code register.

An example of an inherent memory addressing instruction would be to execute a Push Data instruction and would look like this in memory:

Memory Location 0100 Memory Contents (Hex) 36 (PSH A opcode)

36 (in hex) is the PSH A instruction. Exeuction of this instruction will cause the contents of accumulator A to be loaded into memory at the address contained in the stack pointer register. The stack pointer register is then decremented by one.

#### AD-2 Addressing Modes

Source input coding to an assembler, written in mnemonics, for the above three instructions would appear as follows:

CLC ASL A PSH A

#### B. IMMEDIATE

In this mode of addressing, the *operand* is found in the next one or two memory locations following the opcode. For example, to "load accumulator A with the hex number 55", it would look like this in memory:

Memory Location	Memory Contents (Hex)
0100	86 (LDA A immediate opcode)
0101	55 (Data)

86 (in hex) is the LDA A immediate opcode. 55 (in hex) is the data. The result after execution of the above is that hex number 55 has been loaded into accumulator A.

Source input coding would be: LDA A #\$55 # signifies the immediate mode of addressing.

#### C. DIRECT

In this mode of addressing, the address is found in the next memory location following the opcode. This enables direct addressing of the first 256 bytes of memory (0000 to 00FF in hex). As an example, to load accumulator A with the contents of memory location 67 (in hex), consecutive memory locations would look like this:

Memory Location	Memory Contents (Hex)
0100	96 (LDA A direct opcode)
0101	67 (Address of memory
	containing the data)

96 (in hex) is the LDA A direct opcode. 67 (in hex) is the address where the data is to be fetched from. So, whatever is in memory location 0067 would be loaded into accumulator A.

Source input coding would be: LDA A \$67

#### D. EXTENDED

This mode of addressing is used to address memory locations above 00FF. The second memory location of the instruction contains the high-order 8 bits of the address, and the third memory location contains the low-order 8 bits of the address. For example, to load accumulator A with the contents of memory location 4057 (in hex), the consecutive program memory locations would look like this:

Memory Location	Memory Contents (Hex)
0100	B6 (LDA A extended opcode)
0101	40 (Address high byte)
0102	57 (Address low byte)

B6 (in hex) is the LDA A Extended opcode. 40 (in hex) is the most significant half of the address and 57 (in hex) is the least significant half of the address where data is stored. After execution of the above instruction, the contents of memory location 4057 would have been loaded into accumulator A.

Source input coding would be: LDA A \$4057.


#### E. INDEXED

In this mode of addressing, the *number* (offset) found in the second memory location of the instruction is added to the contents of the index register to form a new "effective address". The new "effective address" is the location in memory which contains the data for the operation or is the destination for data.

The effective address is held in a temporary address register so the content of the index register is not destroyed or altered. As an example, if the index register contains the hex A014 and a load accumulator A, indexed with offset of hex 21 is executed, the offset of hex 21 is added to the contents of the index register (A014) to form a new "effective address" of hex A035.

Memory Location	Memory Contents (Hex)
0100	A6 (LDA A indexed opcode)
0101	21 (Offset)

A6 (in hex) is the LDA A Indexed opcode. 21 (in hex) is the offset. To the index register, the offset of 21 is added to form a new "effective address" of hex A035 (A014 + 21). After execution of the above instruction, the *contents* of memory location A035 will have been loaded into accumulator A.



#### F. RELATIVE

In this mode of addressing, program control may be transferred to someplace other than the next sequential memory location. It is used for *BRANCH* instructions only. Transfer is limited to 126 memory locations back or 129 memory locations forward from the present location. Since this is a two-byte instruction (two memory locations), transfer is always referenced from the next instruction which the MPU would execute if it did not transfer control. This reference point would be the present value of the program counter after reading the two-byte instruction, or the present location +2.

The number of memory locations to branch over is called the "offset" and is expressed as an 8-bit 2's complement number.

All branches forward are given in a positive 2's complement number from 0 to 7F (in hex). All branches back from the present location are represented as a negative number on 2's complement from FF to 80 (in hex).

#### TRANSFER FORWARD FROM PRESENT LOCATION

Assume it is desired to branch from the present location of 0100 (in hex) to location 0147 (in hex). First, it should be verified that the branch is not beyond the allowable range of  $\pm 129$  locations from the present location.

Final destination	=	0147 (hex)
Present location +2	=	0102 (hex)
Number of locations to branch forward over	=	45 (hex)

45 (hex) is within our allowable range. The 8-bit 2's complement representation of a positive number in the range of 0 to 7F (hex) is the number itself (MSB bit 7 = 0).

Memory Location	Memory Contents (Hex)
0100	20 (BRA opcode)
0101	45 (Offset)
0102	XX (Present value of program counter)
•	
•	
0147	XX (Opcode of next instruction that will be executed)

20 (in hex) is the BRA (Branch Always) opcode. 45 (in hex) is the offset or number of locations which will be branched over starting with 0102. Therefore, the next instruction the MPU will execute will be located at 0102 + 45 or location hex 0147.

Source input coding would normally be: BRA LEVEL,

where "LABEL" is the unique label given to the opcode mnemonic at location 0147.

#### TRANSFER BACK FROM PRESENT LOCATION

Assume it is desired to branch from the present location of 0100 back to memory location 0090 (hex). This is accomplished in a similar manner as the forward branch, except the number of locations is a negative number expressed in 2's complement from the present location +2. The 2's complement form of a negative number places a 1 in bit 7 (MSB) which, in effect, tells the MPU to branch back rather than forward.

Present location +2 = 0102 (hex) Final location =  $\frac{0090 \text{ (hex)}}{72 \text{ (hex)}}$ 

To represent -72 in 2's complement, first write the binary representation of 72 (hex):

72 (hex) = 01110010

Then take the 1's complement:

10001101 00000001

and add 1:

.

To give the 2's complement:

10001110

-72 (hex) = 8E (2's complement in hex)

Memory Location 0090 Memory Contents (Hex)

XX (Opcode of next instruction after branch instruction)

. . 0100

0101


20 (BRA opcode) 8E (Offset)

0102

XX (Present value of program counter)


20 (in hex) is the BRA (Branch Always) opcode. 8E is the offset or number of locations which will be branched back over starting from 0102. Therefore, the next instruction the MPU will execute will be located at memory location 0090 (hex).

#### **ACCUMULATOR/INHERENT ADDRESSING**




TR1064

# **IMMEDIATE ADDRESSING**




TR1065


#### **DIRECT ADDRESSING**




## **EXTENDED ADDRESSING**



#### INDEXED ADDRESSING





IMMEDIATE	DIRECT	INDEXED	EXTENDED
LDAA #\$AB	LDAA \$FE	LDAA \$A,X	LDAA \$4004
86	96	A6	B6
AB	FE	0A	[ 40 [
'			04
LDX #\$1F85	LDX \$1F	LDX \$A,X	LDX \$FD20
CE	DE	EE	FE
1 1F	1F	OA	FD
85	1 "	•^	20
00	1	l	

TR1070

# INHERENT/ACCUMULATOR ADDRESSING

5C PSH A 36


BRA START
20 OP CODE
16 OFFSET

TR1071


# **Assembler Techniques**



# **ASSEMBLER BLOCK DIAGRAM**



# SUPPORT SOFTWARE — FUNCTIONAL BLOCK DIAGRAM



# **SOURCE LANGUAGE**

# FOR THE M6800 MPU SYSTEM

- 72 MNEMONIC INSTRUCTIONS
- 12 ASSEMBLER DIRECTIVES

TR1093

#### **ASSEMBLER CHARACTER SET**

- ALPHABET A-Z
- INTEGERS 0-9
- ARITHMETIC OPERATORS + \* /
- PREFIX CHARACTERS
- SUFFIX CHARACTERS
- SEPARATOR CHARACTERS

TR1094

- \*
- DEFINE COMMENT LINE
- PRESENT VALUE OF LOCATION COUNTER
- USED AS AN ARITHMETIC OPERATOR

\*THIS IS A TEST PROGRAM-BRA \*+7 LDA A SS\*NB-3,X

TR1095-1

#### **ASSEMBLER PREFIX CHARACTERS**

- DECIMAL NUMBER
- # SPECIFIES IMMEDIATE ADDRESSING MODE
- \$ HEXADECIMAL NUMBER
- @ OCTAL NUMBER
- % BINARY NUMBER
- ASCII LITERAL CHARACTER (20-5F)

LDA A #\$A5 LDA B #'C

TR1096

# **ASSEMBLER SUFFIX CHARACTERS**

- B BINARY NUMBER
- H HEXADECIMAL NUMBER
- O OCTAL NUMBER
- Q OCTAL NUMBER
- ,X SPECIFIC INDEXED ADDRESSING MODE

LDA A #0A5H

TR1098-1

# ASSEMBLER SEPARATOR CHARACTERS

- SPACE
- CR (CARRIAGE RETURN)
- (COMMA)

TR1099

# **RULES FOR LABELS**

- 1. 1-6 ALPHANUMERIC CHARACTERS
- 2. FIRST CHARACTER MUST BE AN ALPHA
- 3. LABEL MUST BEGIN IN FIRST CHARACTER POSITION OF THE STATEMENT
- 4. ALL LABELS MUST BE UNIQUE
- 5. LABELS MUST NOT BE THE SINGLE CHARACTERS A, B, OR X

TR1101

## FIELDS OF SOURCE STATEMENT

- (1) LABEL (2) OPERATOR (3) OPERAND (4) COMMENT (MNEMONIC)
  - B OX LDA A #\$F3 SAMPLE STATEMENT
    STA A PIA2BD STORE DATA TO OUTPUT PORT

TR1100-1

TR1102

# **DEFINITION OF THE ASSEMBLER DIRECTIVES**


# ALPHABETIC LIST OF ASSEMBLER DIRECTIVES

END END OF PROGRAM EQU **EQUATE SYMBOL** FCB FORM CONSTANT BYTE FCC FORM CONSTANT CHARACTERS FDB FORM DOUBLE CONSTANT BYTE RETURN TO MONITOR CONSOLE MON NAM NAME PROGRAM OPT OPTION ORG ORIGIN ADVANCE LISTING TO TOP OF PAGE PAGE RMB RESERVE MEMORY BYTES SPC n SPACE n LINES

# AS-6 Assembler Techniques

#### NAM

- 1. THE "NAM" DIRECTIVE:
  - A) NAMES THE PROGRAM HEADING TEXT
  - B) PROVIDES TOP OF FILE AND PAGE 1 FOR PAGING
- 2. DO NOT USE LABEL



TR1103-1

#### OPT


- I. THE "OPT" DIRECTIVE ALLOWS THE USER TO SELECT OR CONTROL VARIOUS OPERATIONS (OUTPUT) OF THE CROSS-ASSEMBLER
- 2. DO NOT USE LABEL WITH "OPT"
- 3. NO OBJECT CODE RESULTS FROM "OPT"

NAM CLPROB OPT M,S,NOP

TR1104-1

# ORG


- 1. THE "ORG" DIRECTIVE ASSIGNS MEMORY ADDRESSES
- 2. DO NOT USE A LABEL
- 3. ANY NUMBER OF "ORG" STATEMENTS MAY BE USED
- 4. IF NO "ORG" DIRECTIVE IS USED, ADDRESSES WILL START AT ZERO



TR1105-1

#### EQU

- THE "EQU" DIRECTIVE IS USED TO ASSIGN A VALUE TO A SYMBOL
- 2. NO OBJECT CODE RESULTS FROM THE USE OF "EQU"



TR1106-2

## AS-8 Assembler Techniques

#### **RMB**

- 1. THE "RMB" DIRECTIVE IS USED TO RESERVE MEMORY
- 2. A LABEL MAY BE USED

```
ORG O
STCH RMB
                                       0000
                              STCH
DATA RMB 2
                                       0018
STACK RMB 2
                                         0019
 NDEX RMB 2
                              DATA
                                       001A
                                       001B
                              STACK
 ORG $4004
P IA1AD RMB 1
                                        ) 001D
                              INDEX
P IA1AC RMB 1
                                        1 001E
P IA1BD RMB 1
 IA1BC RMB 1
```

191107

#### SPC


- 1. THE "SPC" DIRECTIVE CAUSES VERTICAL SPACING IN ASSEMBLED LISTING
- 2. DO NOT USE LABEL



TR1108-1

### PAGE

- 1. THE "PAGE" DIRECTIVE ADVANCES THE LISTING TO THE NEXT PAGE
- 2. USE NO LABEL WITH "PAGE"



TR1109-1

# FCB (FORM CONSTANT BYTE)

1. THE "FCB" DIRECTIVE IS USED TO FORM TABLES IN MEMORY

ORG \$3F00 TABLE1 FCB 0,\$AA,	\$FR 25 @377 10	
1	Ψ. <i>D,23,6377,</i> ,10	
	MEM	MEM
	ADR	CONTENTS
	3F00	00
11	3F01	AA
11	3F02	FB
11	3F03	19
	3F04	FF
11	3F05	00
•	3F06	0A

TR1110-1

#### AS-10 Assembler Techniques

#### FDB (FORM DOUBLE BYTE)

1. THE "FDB" DIRECTIVE IS USED TO FORM TABLES IN MEMORY WITH DOUBLE BYTES OR 16-BIT DATA

ORG \$3F00 T ABLE FDB0, \$AABB, 10000,@55552, TABLE

MEM ADR	MEM CONTENTS
3F00	00
3F01	00
3F02	AA
3F03	ВВ
3F04	27
3F05	10
3F06	5B
3F07	6A
3F08	3F
3F09	00

TR1111-1

# FCC (FORM CONSTANT CHARACTERS)

1. THE "FCC" DIRECTIVE IS USED TO FORM TABLES IN MEMORY WITH ASCII CHARACTERS

ORG \$8A00 M ESS1 FCC / ERR 208 / M ESS2 FCC 16, TEST ROUTINE 6

#### RESULTING OBJECT CODE

RESUL I		OBJECT	
8A00	20	8A15	45
1	45	6	20
2	52	7	36
3	52	8	20
4	20		
5	32		
6	30		
7	38		
8	20		
9	20		
Ä	54		
B	45		
c	53		
Ď	54		
E	20		
F	52		
8A10	4F		
1	55		
2	54		
3	49		
4	4E		
	76		

TR1112-1

#### **END**

- THE ASSEMBLER DIRECTIVE "END" MARKS THE END OF A SOURCE PROGRAM WHERE ONE OR MORE SOURCE PROGRAMS FOLLOW.
- 2. NO LABEL SHOULD BE USED WITH "END"

END

TR1113-1

#### MON

- 1. THE "MON" DIRECTIVE MUST BE USED TO SIGNAL THE CROSS-ASSEMBLER THAT THE END OF THE SOURCE FILE HAS BEEN REACHED.
- 2. IN ADDITION, CONTROL IS RETURNED TO THE MONITOR.
- 3. NO LABEL SHOULD BE USED WITH "MON".

MON

TR1114-1

CODE	SUMMARY DEFINITION	<u>FUNCTION</u>
ORG	ASSIGN ORIGIN OF PROGRAM COUNTER	DEFINES THE NUMERICAL ADDRESS OF THE FIRST BYTE OF A SUBSEQUENT SEGMENT OF THE CODED PROGRAM.
EQU	EQUATE A SYMBOL TO AN OPERAND	EQUATES A SYMBOL TO A Numerical value, Another Symbol, or an Expression.
FCB FCC FDB RMB	FORM CONSTANT BYTE FORM CONSTANT CHARACTERS FORM DOUBLE CONSTANT BYTE RESERVE MEMORY BYTES	ASSIGN VALUES AND ADDRESSES OF DATA, AND ASSIGN ADDRESSES OF SCRATCH AREAS OF MEMORY.
END Mon	DEFINE END OF SOURCE PROGRAM RETURN TO CONSOLE	CONTROL THE SEQUENC- ING OF SOURCE PROGRAMS THROUGH THE ASSEMBLER.
NAM OPT PAGE SPC	NAME THE PROGRAM OR INSERT TEXT ASSEMBLER CONTROL OPTIONS MOVE PAPER TO TOP OF FORM VERTICAL SPACING OF PROGRAM LISTING	FORMAT CONTROL (SOURCE PROGRAM AND/OR ASSEMBLER LISTING)


```
READY
OLD DEF123
PEADL
LIIT
DEF123
            21:49EDT 08 12 74
100 NAM ITEMS
110 OPT MEM
120 • ADDITION OF TWO MULTIPLE-PRECISION
130 • BINARY-CODED-DECIMAL NUMBERS.
140 •
             195019169 8-BVTE OPERANDS.
150 NB E00 8
160 •
170 . BEGIN TUBPOUTINE.
180 OP6 $1000
190 BOD LDA B ONE
200 LDT ADDR
                  LOADS DATA ADDRESS.
210 CLC
220 NEXT LDA A MB-1.1 START LOOP
230 ADC A 2 NB-1.X
240 DAA
250 ITA A 3•NB-1•00
260 DED
270 DEC B
880 BNE NEXT
                       END OF LOOP
290 PTC
                   END OF BOD SUBPOUTINE.
300 ◆
310 •
320 . BEGIN MAIN PROGRAM.....
330 * TEST OF SUBPOUTINE BCD.
340 OP6 $1100
350 LDC 0810F
                 INITIALIZE STOK PHTP.
360 LDX OF
                LOADS ADDRESS OF P.
370 ITH ADDR
380 JIR BCD
390 NOP
400 BPR +-1
                END OF MAIN PROGRAM.
410 +
420 •
430 • ALLOCATE A DATA AREA IN
440 . PEAD-MRITE MEMORY.
450 DPG $0100
460 ◆ 11 FOR THE SUBPOUTINE.
470 ADDR PMB 3
480 ◆
        2 FOR THE MAIN PROGRAM.
490 P PMB NB
500 0 PMB NB
510 PES PMB NB
520 END
530 MON
```

Listing of the Source Program "ITEM2"

PEADY

TR1116

# **ASSEMBLY LISTING FORMAT**




#### Object Tape File

The assembler when instructed by an "OPT OT = filename" will generate an Object Tape File which can be used to generate a paper tape or cassette of the machine language object code generated. The object tape and/or object tape file can be used as input to the machine file for use by the Simulator. The object tape format is also accepted by the EXbug firmware to load the object program into an EXORciser.

Format Object Tape File

```
$00600004844521B
$11301008E0132FE01370603960AA1022705095A59
$111011026F63EBD01197E010016BA013339F0
$100013380100405013953455400
$9030000FC
```



## SUPPORT SOFTWare

PROGRAMMABLE LOGIC — the easy way

Motorola software for the M6800 microcomputer family is currently operating on the General Electric Information Services International Network:

MPCASM — M6800 Cross Assembler converts symbolic source code to machine-language with listing.

MPSSIM — M6800 Interactive Simulator duplicates the execution of machine-language instructions

assembled with the cross assembler.

HELP — The HELP Program provides the user of Motorola support software with real time

documentation of the software. This documentation includes abbreviated operating procedures.

 MPBVM — Build Virtual Machine program simplifies the file management problems associated with developing microprocessor programs.

### TO ACCESS THE SOFTWARE:

- Contact your local G E Information Services Sales Department and request service under the NSS (Network Software Services) catalog "AQ36."
- If you are a new user also ask the G E salesman for "Command System Manual" and "Editing Commands Manual" for Mark III Foreground System.
- 3. For detailed programming and support software information order your copy of the "M6800 Microprocessor Programming Manual" Motorola Semiconductor Literature Distribution Center, P. O. Box 20924, Phoenix, Arizona 85036.
- Sign on with your TTY (or other terminal) and you will be up and running.

MOTOROLA Semiconductor Products Inc.

### M6800 SUPPORT SOFTWare

The sample program displayed on this and the next three pages used the GE Mark III Service system to give the new user a capsule view of the procedure for using Motorola's M6800 Support Software.

Item describes preparation of the sample program using the edit features of timesharing.

Item 2 demonstrates how the user can: a) create a machine file, b) change the machine file's size, and c) alter the label to a meaningful message about the application being developed.

Item 3 shows the conversation to assemble the sample program, and the listing of the program generated by the assembler.

Item 4 explains the simulator conversation and a step by step simulation of the sample program.

Item **5** describes the technique to punch a paper tape of the Object Tape File. This tape is compatible with the Motorola EXORciser. TM



## **T** create a sample program

HHH U≎=NAQ36005, PASSWORD **989MBW**\$K8X5R SYSTEM- FIV-NEW OR OLD-NEW PGM-READY -1.00 NAM PEM-OPT M=MEMF1 SPECIFY MACHINE FILENAME 110 OPT D=TAPEF1 OBJECT TAPE FILENAME 120 THE SYMBOLS SELECT PRINTING DE SYMBOLS 130 ORG 256 -140 150 COUNT EQU 93 9 INDICATES OCTAL NUMBER 160 START LDS #STACK INZ STACK POINTER 170 LDX ADDR LDA B #COUNT 180 190 BACK LDAA 10 DIRECT ADDRESSING 200 CMP A 2,% INDEXED ADDRESSING BEQ FOUND RELATIVE ADDEESSING 210 220 DEX IMPLIED ADDRESSING 230 DEC B ACCUMULATOR ONLY ADDRESSING BNE BACK 240 250 WAI WALT FOR INTERRUPT 270 FOUND USR SUBRIN JUMP TO SUBROUTINE UMP START EXTENDED ADRESSING ◆ COMMENT STATEMENT NOTE TRUNCATION 01234567890123456789 300 SUBRIN TAB COMMENT FIELD TRUNCATION0123456789 310 ADDA BYTE SET MOST SIGNIFICANT BIT RTS RETURN FROM SUBROUTINE 320 330 SPC 2 340 RMB 20 SCRATCH AREA FOR STACK 350 STACK RMB 1 START OF STACK 360 BYTE FCB %30 FORM CONSTANT BYTE FOR \$10,\$4 \$ INDICATES HEXADECIMAL 380 ADDR FDB DATA FORM CONSTANT DOUBLE BYTE 390 DATA FCC /SET/ FORM DATA STRING (ASCID) 400 END: 410 MON SAV READY 310 ORAA BYTE SET MOST SIGNIFICANT BIT -105 \* REVISION 01 -EDI RES READY REP READY

Enter HHHH for learning character so the computer can calculate your terminals speed (30 cps. 120 cps. etc.)

Enter your user number and password

Optional feature (enter carriage return to bypass)

Assign FORTRAN system

Create new file with filename "PGM"

Ready indicates system is ready to accept data or command

NOTE: The line number includes the first space following the number; allow for this space character while entering the program.

The first record should be a NAM assembler directive: the first six characters of operand will appear in the assembler listing header.

The ORG assembler directive sets the program counter.

Enter the program: only one space between a line number and a label; otherwise the assembler accepts one or more spaces separating the fields.

The END assembler directive informs the assembler this is the last record of this assembly.


The MON assembler directive informs the assembler this is the last file to be assembled.

SAV is the command to save the new file just created.


Examples of program changes; by overwriting and by inserting a new line.

EDI RES is the command to resequence the program starting with line number 100 and sequencing by 10.

REP is the command to replace (or update) an existing file.



### 3 assemble the sample program





## SIMULATE THE SAMPLE PROGRAM

RUN MPSSIM	
MPSSIM 01:42EDT 04/30/75	Enter the MF (machine file) filename of the machine file to be simulated.
	The contents of the Label Buffer Area from the machine file MEMFI.
MOTOROLA SPD, INC. OWNS AND IS RESPONSIBLE FOR MPSSIM	Register heading:
COPYRIGHT 1973 % 1974 BY MOTOROLA INC	HH Input and output base hexadecimal IA Instruction address
MOTOROLA MPU SIMULATOR, RELEASE 1.3	OC Operator mnemonic code EA Effective operand address
ENTER MF FILENAME	P Program counter X Index register
FILE'S LABEL:	A Accumulator A
SOURCE FILENAME: PGM AUTHOR: JOHN DOE	C Condition code register
HH IA OC EA P X A B C 3 T	S Stack pointer T Time cycles (always decimal)
?SM 0A,54.SR P 100.T 0C	—— Simulator commands separated by period SM 0A,54 Set memory location A to
◆0100 LDS ◆0102◆0103 0000 00 00 000000◆0132 0000003 ◆0103 LDX ◆0137◆0106◆0133 00 00 000000 0132 0000008	contain 54
◆0106 LDA B◆0107◆0108 0138 00◆03 000000 0132 0000010 ◆0108 LDA A◆000A◆010A 0138◆54 03 000000 0132 0000013	SR P 100 Set register (Program Count- er) equal 100
◆010A CMP A◆013A◆010C 0133 54 03 000Z00 0132 0000018 ◆010C REQ ◆010D◆0113 0133 54 03 000Z00 0132 0000022	T OC Trace C instructions  Simulator command Display Memory; begin-
◆0113 JSR ◆0131•0119 0133 54 03 000Z00•0130 0000031 ◆0119 TAB ◆0119•011A 0133 54•54 000000 0130 0000033	ning with location 100, display 3B (hex)
◆011A DRA A+0133+011D 0138+D4 54 00N000 0130 0000037 HH IA DC EA P X A B C S T	bytes (note the right margin contains the literal equivalent of the printable characters;
+011D RTS +0132+0116 0138 D4 54 00N000+0132 0000042 +0116 JMP +0118+0100 0138 D4 54 00N000 0132 0000045	the periods show nonprintable characters).
◆0100 LDS ◆0102◆0103 0138 D4 54 000000 0132 0000048 ?DM 100,3B	
0100 3E 01 32 FE 01 36 C6 03 96 0A A1 02 27 05 09 5A :.2.6	
?RS.D	<ul> <li>Simulator commands: RS restore registers;</li> <li>D display registers.</li> </ul>
0000 ↔ • 0000 0000 000 00 000000 0000 0	Simulator command EX exit simulator
PROGRAM STOP AT 0	NOTE: Hexadecimal input to the simulator requires the first character be numeric (i.e: to enter the hex. value "C" enter "OC")
5 punch a paper tape	
	OLD TAPEF1 calls the formatted tape image so it may be punched and listed.
OLD TAPEF1	<ul> <li>List the Object Tape File TAPEF1 without heading. Turn on punch device before entering carriage return.</li> </ul>
LISTNH	S0 indicates a header record
\$11301008E0132FE0136C603960AA1022705095A5A \$111011026F63EBD01197E010016BA013339F0	S1 indicates a data record
\$10B01338010040138534554F4 \$9030000FC	— S9 indicates an end-of-file record
BYE	— Sign off system (enter goodBYE)

Once a machine file has been created and configured the Build Virtual Machine program need not be run until the configuration needs changing.





◆◆ DEFAULT VIRTUAL MACHINE FILE USED ◆◆◆ THIS FILE IS SETUP FOR 4K (4096) MORDS OF MEMORY AND A LAST WORD ADDRESS OF \$0FFF.  USE MPBVM/S TI AND LW COMMANDS TO CHANGE THE FILE/S LABEL OR IT/S LAST WORD ADDRESS (\$1ZE  OF MEMORY). THE COMMAND "HP TI,B" WILL EXPLAIN THE FORMAT OF THE MPBVM TI COMMAND.  Change ?TI  SITER TITLE TEXT ? SOURCE FILENAME: PGM  ENTER TITLE TEXT ?  Set new Area for ENTER TITLE TEXT ?	the Build Virtual Machine program and e it to run.
COPYRIGHT 1973 % 1974 BY MOTOROLA INC  MOTOROLA MPU BUILD VIRTUAL MACHINE, RELEASE 1.4  ENTER 'HP HP B' FOR MORE HELP  PMF MEMF1	e of program running.
COPYRIGHT 1973 % 1974 BY MOTOROLA INC  MOTOROLA MPU BUILD VIRTUAL MACHINE, RELEASE 1.4  MITER 'HP HP B' FOR MORE HELP  MF MEMF1	
MTER / HP HP B / FOR MORE HELP  MF MEMF1  ***ATTN: 92  ***ATTN: 92  ***DEFRULT VIRTUAL MACHINE FILE USED ***  *** DEFRULT VIRTUAL MACHINE FILE USED ***  ***HIS FILE IS SETUP FOR 4K (4096) MURBDS OF HEADRY AND A LAST WORD ADDRESS OF \$0 FF.   SE MPBVMYS TI AND LW COMMANDS TO CHANGE THE HEADRY AND THE COMMAND THE TITE WILL EXPLAIN  ILE'S LABEL OR IT'S LAST WORD ADDRESS (\$12E)  F MEMORY). THE COMMAND "HP TITE" WILL EXPLAIN  HE FORMAT OF THE MPBVM TI COMMAND.  Change new Letter than the command of	
Fetch  ***********************************	
Indicate Stabel:  ILE'S LABEL:  ILE'S LABEL:  INDEFAULT VIRTUAL MACHINE FILE USED ***  **** PEFAULT VIRTUAL MACHINE FILE USED ***  **** DEFAULT VIRTUAL MACHINE FILE USED ***  **** PEFAULT VIRTUAL MACHINE FILE USED ***  **** THE SET WATER AND THE MACHINE FILE WATER  **** PERAULT VIRTUAL MACHINE FILE MEMF1  **** PAUTHOR: JOHN DOE  ***** PAUTHOR: JOHN DOE  ***** PAUTHOR: JOHN DOE  ***** PAUTHOR: JOHN DOE  ***** PAUTHOR: JOHN DOE  ****** PAUTHOR: JOHN DOE  ****** PAUTHOR: JOHN DOE  ***********************************	
Indicate Stabel:  ILE'S LABEL:  ILE'S LABEL:  INDEFAULT VIRTUAL MACHINE FILE USED ***  **** PEFAULT VIRTUAL MACHINE FILE USED ***  **** DEFAULT VIRTUAL MACHINE FILE USED ***  **** PEFAULT VIRTUAL MACHINE FILE USED ***  **** THE SET WATER AND THE MACHINE FILE WATER  **** PERAULT VIRTUAL MACHINE FILE MEMF1  **** PAUTHOR: JOHN DOE  ***** PAUTHOR: JOHN DOE  ***** PAUTHOR: JOHN DOE  ***** PAUTHOR: JOHN DOE  ***** PAUTHOR: JOHN DOE  ****** PAUTHOR: JOHN DOE  ****** PAUTHOR: JOHN DOE  ***********************************	n the machine file named MEMF1
MIRTUAL MACHINE FILE MEMF1 FILE'S LABEL: COURCE FILENAME: PGM OUTHOR: JOHN DOE  AST WORD ADDRESS 1FF	aation that the machine file MEMF1 di xist and that a file was created assumin lefault parameters. contents of the default Label Buffer
ILE'S LABEL: DURCE FILENAME: PGM UTHOR: JOHN DOE AST WORD ADDRESS 1FF	lay the Machine File Organization.
OURCE FILENAME: PGM UTHOR: JOHN DOE AST WORD ADDRESS 1FF	
MACRO LIBRARY LISTING	
THORE CIDICING CIGING	
248 REMAINING CHARACTERS	
EXEX is t	s the command to exit the Build Virtu
wacnir RDGRAM STDP AT 0	mie program.

### Language of the M6800 Microprocessor



### MICROPROCESSOR INSTRUCTION SET ALPHABETIC SEQUENCE

ABA ADC AND ASL BCC BCS BEGE BGH BHT BLE BLIT BMI BNIE BPL	Add Accumulators Add with Carry Add Logical And Arithmetic Shift Left Arithmetic Shift Right Branch if Carry Clear Branch if Carry Set Branch if Greater or Equal Zero Branch if Greater or Equal Zero Branch if Higher Bit Test Branch if Less or Equal Branch if Lower or Same Branch if Minus Branch if Not Equal to Zero Branch if Not Equal to Zero Branch if Not Equal to Zero Branch if Plus Branch if Not Sequal to Zero Branch if Plus Branch Always
BRA BSR	Branch to Subroutine
BVC BVS	Branch if Overflow Clear Branch if Overflow Set
CBA	Compare Accumulators
CLI	Clear Carry Clear Interrupt Mask
CLR CLV	Clear Clear Overflow
CMP	Compare
COM CPX	Complement Compare Index Register
DAA	Decimal Adjust
DEC DES	Decrement Decrement Stack Pointer
DEX EOR	Decrement Index Register Exclusive OR
INC	Increment
INS	Increment Stack Pointer Increment Index Register
JMP	Jump
JSR LDA	Jump to Subroutine Load Accumulator
LDS	Load Stack Pointer Load Index Register
LDX LSR	Logical Shift Right
NEG NOP	Negate No Operation
ORA	Inclusive OR Accumulator
PSH	Push Data
PUL ROL	Pull Data Rotate Left
ROR RTI	Rotate Right
RTS	Return from Interrupt Return from Subroutine
SBA SBC	Subtract Accumulators Subtract with Carry
SEC	Set Carry
SE1 SEV	Set Interrupt Mask Set Overflow
STA STS	Store Accumulator Store Stack Register
STX	Store Stack Register Store Index Register Subtract
SWI	Software Interrupt
TAB TAP	Transfer Accumulators Transfer Accumulators to
	Condition Code Reg.
TBA TPA	Transfer Accumulators Transfer Condition Code Reg.
TST	to Accumulator Test
TSX	Transfer Stack Pointer to
TXS	Index Register Transfer Index Register to

Stack Pointer

Wait for Interrupt

WAI

### INSTRUCTION ADDRESSING MODES AND ASSOCIATED EXECUTION TIMES (in microseconds assuming a 1 MHz clock)

erand)

(Dual Operar	X30Y	2 2 2 2	Direct	Extended	pskspul	pajdul 2	Relative
ABA ADC : ADD :	•	•	•	•	٠	2	•
ADC >	•	2	3	4	5	•	•
AND		2	3	4	5	:	:
ASL	` 2	•	•	6	7	•	•
ASR	2	•	•	6	7	٠	•
BCC	:	:	:	:	:	•	4
BEQ						•	4
BGE	•	•	•	•	•	•	4
BGT	•	•	•	•	•	:	4
BIT	. :	2	3	4	5	:	•
BLE	•	•	•	•	٠	•	4
BLS	:	•	•	:	:	:	4
BMI	:						4
BNE	•	•	•	•	•	•	4
BPL	•	•	•	•	•	•	4
BSB	:	:	:	:	:	:	8
BVC		•	•	•	•	•	4
BVS	•	•	•	:	•	•	4
CLC	:	:	:	:	:	2	:
CLI	•	•	•	•	•	2	•
CLR	2	•	•	6	7	•	•
CLV CMP	. :	•	3	4	5	•	:
COM	` 2	•	•	6	7	•	•
CPX	•	3	4	5	6	•	•
DAA	•	:	:	6	7	2	:
DES	* 2 2 * * * * * * * * * * * * * * * * *		•	•	•	4	•
DEX	•	•	•	•	•	4	•
EOR :	× •	2	3	4	7	:	:
INS	•			•		4	•
INX	•	•	•	•	•	4	•
JMP	:	:	:	3	4 8	:	:
LDA .	x •	2	3	4	5		•
LDS	•	3	4	5	6	•	•
LDX	•	3	4	5	6	:	:
NEG	2	:	:	6	7		
NOP	•	•	•	•	•	2	•
ORA :	x •	2	3	4	5	:	:
PUI	:	:	:	:	:	4	:
ROL	2	•	•	6	7	•	•
ROR	2	•	•	6	7	10	•
RTS	:	:	:	:	:	5	
SBA	•	•	•	•	٠	2	•
SBC	x •	2	3	4	5	•	•
SEL	:	:	:	:	:	2	:
SEV	•	•	•	•	•	2	•
STA	x •	•	4	5	6	•	•
STS	2 2 2	:	5	6	7	:	:
SUB	x •	2	3	4	5	•	•
SWI	•	•	•	٠	٠	12	•
TAB	:	:	:	:	:	2	:
TBA		•	٠	٠	•	2	•
TPA	•	•	٠	•	•	2	•
TSX	2	:	:	6	7	4	:
AUDC 3 3 4 AUDC 3 5 AUDC 3 A		•	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	4 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	•	4	•
WAI	•	. •	•	•	•	9	•

#### LIST OF ASSEMBLER DIRECTIVES

	0. 7.002
END	End of Program
EQU	Equate Symbol
FCB	Form Constant Byte
FCC	Form Constant Characters
FDB	Form Double Constant Byte
MON	Return to Console
NAM	Name
OPT	Option
ORG	Origin
PAGE	Top of Form
RMB	Reserve Memory Byte
SPC	Space Lines

#### ACCX (accumulator only) Addressing

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

### **Immediate Addressing**

In immediate addressing, the operand is contained in the second byte of the instruction. No further addressing of memory is required. The MPU addresses this location when it fetches the immediate instruction for execution. These are two/three-byte instructions.

#### Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine; i.e., locations zero through 255. That part of the memory should be used for temporary data storage and intermediate results. In most configurations, it should be a random access memory. These are two-byte instructions.

#### **Extended Addressing**

In extended addressing, the value contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address of the operand. This gives one a 16-bit address for the operand. This is an absolute address in memory. These are three-byte instructions.

#### Indexed Addressing

In indexed addressing, the value contained in the second byte of the instruction is added to the index register lower eight-bits in the MPU. The carry is then added to the higher order eight-bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

### Implied Addressing


In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

#### Relative Addressing

In relative addressing, the value contained in the second byte of the instruction is added to the program counters lowest eight-bits plus two. The carry or borrow is then added to the high eight-bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are two-byte instructions.



BOOS EAST MCDOWELL ROAD, PHOENIX, ARIZONA 85008



## SUPPORT SOFTWare

PROGRAMMABLE LOGIC - the easy way

Motorola's M68SAM Cross Assembler for the M6800 microcomputer family is currently available as a remote batch program operating on the General Electric Information Services International Network. Remote batch processing provides substantial cost savings to users who do not need assembly results immediately.

### TO ACCESS THE SOFTWARE:

- Contact your local GE Information Services Sales
   Department and request service under the NSS (Network
   Software Services) catalog "AQ36".
- 2. Ask the GE salesman for
  - Command System Manual
  - Editing Commands Manual
  - Foreground-Background Interface Reference Manual
  - Foreground-Background Interface User's Guide
- For detailed programming and support software information, order your copy of the "M6800 Microprocessor Programming Manual" from Motorola Semiconductor Literature Distribution Center, P. O. Box 20924, Phoenix, Arizona 85036.
- Sign on with your teletype (or other terminal) and you will be up and running.

MOTOROLA Semiconductor Products Inc.

### **M6800 SUPPORT SOFTWAPE**

The M68SAM is a subset of the MPCASM assembler. M68SAM always generates a list file and an object tape file. The M68SAM supports the following OPT assembler directives:

- DB8
- LIST (Default)
- DB10
- NOLIST
- DB16 (default)

Any other OPT assembler directive will cause an error message:

\*\*\*\*ERROR 217

If the assembler output is to be simulated, the foreground program MPBVM is recommended to load the object tape file into the machine file.

Item 1 illustrates the preparation of a source program. Although none are shown, edit commands may be used to modify the file.

Item 2 shows the use of the input driver program to initiate a background assembly.

Item 3 demonstrates a status check for an initiated background job; and cost of a completed job.

Item 4 shows the use of the output driver in retreiving assembly results.

Item **5** explains the generation of an object tape. The format of this tape is compatible with Build Virtual Machine and Motorola provided loaders.

Item 6 is an annotated assembly listing.

## create a sample program

HORNADBANDS. PASSWORD. SEEMBUSKS: SR ID: -SYSTEM- FIV HEW OR OLD-NEW PGM -READY -100 NAM PGM 110 \* REVISION 01.A 120 DRG 256 130 COUNT EQU 93 9 INDICATES OCTAL NUMBER 140 START LDS #STACK INZ STACK POINTER 150 LDX ADDR 160 LDA B #CDUNT 170 BACK LDAA 10 DIRECT ADDRESSING CMP A 2.X INDEXED ADDRESSING 180 BEG FOUND RELATIVE ADDRESSING 190 200 DEX IMPLIED ADDRESSING 210 DEC B ACCUMULATOR ONLY ADDRESSING BNE BACK 220 230 WAI WAIT FOR INTERRUPT 240 SPC 1 250 FOUND USR SUBRIN JUMP TO SUBPOUTINE JMP START EXTENDED ADDRESSING 260 270 • COMMENT STATEMENT NOTE TRUNCATION 01234567890123456789 280 SUBRIN TAB COMMENT FIELD TRUNCATION0123456789 290 ORAA BYTE SET MOST SIGNIFICANT BIT 300 RTS RETURN FROM SUBROUTINE 310 3PC 2 RMB 20 SCRATCH AREA FOR STACK 320 330 STACK RMB 1 START OF STACK 340 BYTE FOR \$80 FORM CONSTANT BYTE 35.0 FCB, \$10,\$4 % INDICATES HEXADECIMAL 360 ADDR FDB DATA FORM CONSTANT DOUBLE BYTE 370 DATA FOC /SET/ FORM DATA STRING (ASCII) 330 ENT 390 MITH SAV READY

Enter a series of H's for learning characters so the computer can calculate your terminals speed (30 cps. 120 cps. etc.)

Enter your user number and password

Optional feature (enter carriage return to bypass)

Assign FORTRAN system

Create new file with filename "PGM"

Ready indicates system is ready to accept data or command.

NOTE: The line number includes the first space following the number: allow for this space character while entering the program.

The first record should be a NAM assembler directive: the first six characters of operand will appear in the assembler listing header.

The ORG assembler directive sets the program counter.

Enter the program: only one space between a line number and a label: otherwise the assembler accepts one or more spaces separating the fields.

The END assembler directive informs the assembler this is the last record of this assembly.

The MON assembler directive informs the assember this is the last file to be assembled.

SAV is the command to save the new file just created.



## Initiate Background assembly

RUN M68SAMI- Call the background assembler and cause it to run. M68SAMI 11:09EST 10/30/75 MOTOROLA SPD, INC. OWNS AND IS RESPONSIBLE FOR M68SAMI INITIATE BACKGROUND ASSEMBLER, RELEASE 1.0 Filename of foreground source program to be assembled in background. SOURCE FILE NAME: ?PGM -Three priorities are available: H - High Priority, Job will be initiated within 15 PRIORITY:? -minutes. (Highest cost). (C/R) - Normal Priority. Job will be initiated within CONTROL FILE NAME: M6889996 -3 hours. JOB ID = M617 -L - Low Priority. Job may be deferred for overnight processing. (Lowest cost). The control file includes foreground-background interface PROGRAM STOP AT 1190 commands and control for the background program. ID of background job. This will be needed later to retrieve results. Sign off and allow time for job to run in background.

### CHECK STATUS OF BACKGROUND JOB

BST N617 ————————————————————————————————————	Background Job ID. Status indicates job is complete
NG170174-RETURNED NG170103-RETURNED MG170102-RETURNED MG170212-RETURNED READY	<ul> <li>OBJECT TAPE File</li> <li>ASSEMBLY LISTING File</li> <li>The other files are system-generated reports not normally referenced.</li> </ul>
	Job's status is returned by the system; 'DONE' indicates the job is complete and output may be retrieved. Other status messages are explained in the GE Foreground/ Background Interface Reference Manual.
BRES N517 ACTIVITY APPROXIMATE CRU'S	—— Check the cost of the Background job.



### 4 RETRIEVE OUTPUT

RUN M68SAMO	Retrieve the output from background assembler.
M68SAMD 11:54EST 10/30/75	
MOTOROLA SPD, INC. OWNS AND IS RESPONSIBLE FO RETRIEVE BACKGROUND ASSEMBLER OUTPUT, RELEASE	
JOB ID: 2N617	Enter ID of Background Job
LIST FILE: ?ASMLIST	Name of file in which assembly listing will be saved; a carriage return indicates the listing is not to be retrieved.
LIST FILE SAVED  OBJECT FILE: ?TAPEF1	<ul> <li>Name of file in which object output will be saved; a car- riage return indicates the object output is not to be retrieved.</li> </ul>
OBJECT FILE SAVED CONTROL FILE TO DELETE: ?M68S9996	Control file is no longer needed, and should be purged.  Purge all output from background job after desired files
M6889996 PURGED PURGE JOB - YES/NO RYES	have been saved. If output is not purged at this time, it will be done automatically after 36 hours.
NG17 PURGED	
PROGRAM STOP AT 580	NOTE: The drivers M68SAMI and M68SAMO were written to simplify the use of background processing. Additional flexibility and, in some cases additional cost savings, may be
	achieved with user-supplied interface com- mands. Information about the foreground- background command interface is available from the GE manuals listed on the cover or contact your GE Account Representative.

### Punch a paper tape

	ISTNH TAPEF1	List the Object Tape File without heading. Turn on punch device before entering carriage return.
_	300600004844521B 311301008E0132FE0136C603960AA1022705095A5A	S0 indicates a header record
	\$11011026F63EBD01197E010016BA013339F0 \$10B0133801004013855455407	S1: indicates a data record
	\$9030000FC	S9 indicates an end-of-file record



### **B** assembly listing

LIST ASMLIST -Name of list file created by M68SAMO (see Step 4 Retrieve output) ASMLIST 11:56EST 10/30/75 SNUMB = MNG17, ACTIVITY = = 01, REPORT CODE = 03, RECORD COUNT = 00052 MOTOROLA M68SAM CROSS-ASSMBLER PAGE 1 M68SAM IS THE PPOPERTY OF MOTOROLA SPD. INC. COPYRIGHT 1974 BY MOTOROLA INC The release number is changed as the cross assembler is updated with improvements. MOTOROLA M6800 CROSS ASSEMBLER, RELEASE 1.1 -Line number. Program counter (hexadecimal). Hexadecimal instruction, data, or value. 00100 NAM PGM 00110 . REVISION 61.A 00120 0100 -DR6 An asterisk(\*) may be used as the first 00130 0003 THUES INDICATES OCTAL NUMBER character of a comment statement. 00140 0100 SE 0132 START LDS SCIACE INZ STACK POINTER 00150 0103 FE 0136 1.0% ADDR \*COUNT 00160 0106 C6 03 LDA B 00170 0108 96 0A DIRECT ADDRESSING LDA A 00180 010A A1 02 OMP A 2.8 INDEXED ADDRESSING The # indicates immediate addressing. 00190 0100 27 05 BEO FOUND RELATIVE ADDRESSING 00200 010E 09 DEX IMPLIED ADDRESSING 00210 010F 5A DEC B ACCUMULATOR ONLY ADDRESSING 00220 0110 26 F6 00230 0112 3E BME BACK WAIT FOR INTERRUPT The missing line 240 was an SPC 1 assem-00250 0113 BD 0119 FOUND USP SUBRTN JUMP TO SUBFOUTINE bler directive. 00260 0116 7E 0100 JMP START EXTENDED ADDRESSING ◆ COMMENT STATEMENT NOTE TRUNCATION 0123456789012345 00270 00280 0119 16 **SUBRIN TAB** COMMENT FIELD TRUNCATION01234 00290 011A BA 0133 DRA A BYTE SET MOST SIGNIFICANT BIT 00300 011D 39 RTS RETURN FROM SUBROUTINE The missing line 310 was an SPC 2 assembler directive. 00320 011E 0014 SCRATCH AREA FOR STACK RMB 36 00330 0132 0001 00340 6133 80 START OF STACK FORM CONSTANT BYTE STACK RMB \$30 BYTE FOR 00350 0134 10 FCB \$10,84 \$ INDICATES HEXADECIMAL 0135 04 The \$ indicates a hexadecimal value follows. 00360 0136 0138 00370 0138 53 · ADDR FIR DATA FORM CONSTANT DOUBLE BYTE DATA 28**ET**2 FORM DATA STRING (ASCIT) FOO 0139 45 0138 54 00330 END SYMBOL THBLE COUNT: 0003 START 0100 BACK 0108 FOUND 0113 SUBRTN 0119 -M68SAM does not sort the symbol table STACK 0132 BYTE 0133 ADDR 0136 DATA 0138 READY NOTE: For more detailed information as to specific meaning of mnemonics and the details of each program refer to the M6800 MICROPROCESSOR PROGRAMMING MANUAL.

### Language of the M6800 Microprocessor



### MICROPROCESSOR INSTRUCTION SET ALPHABETIC SEQUENCE

	ALPHABETIC SEQUENCE
ABA ADC	Add Accumulators Add with Carry
ADD	Add
AND ASL	Logical And
ASR	Arithmetic Shift Left Arithmetic Shift Right
BCC	Branch if Carry Clear Branch if Carry Set Branch if Equal to Zero Branch if Greater or Equal Zero Branch if Greater than Zero
BCS BEQ	Branch if Carry Set Branch if Equal to Zero
BGE	Branch if Greater or Equal Zero
BGT BHI	Branch if Greater than Zero Branch if Higher
BIT	Dit Toot
BLE BLS	Branch if Less or Equal Branch if Lower or Same Branch if Less than Zero Branch if Minus
BLT	Branch if Less than Zero
BMI BNE	Branch if Minus Branch if Not Equal to Zero
BPL	Branch if Plus
BRA BSR	
BVC	Branch to Subroutine Branch if Overflow Clear Branch if Overflow Set
BVS CBA	Compare Accumulators
CLC	Clear Carry Clear Interrupt Mask
CLI	Clear Interrupt Mask Clear
CLV	Clear Overflow
CMP	Compare Complement
CPX	Compare Index Register
DAA	Decimal Adjust Decrement
DES	Decrement Stack Pointer
DEX	Decrement Index Register Exclusive OR
INC	Increment
INS	Increment Stack Pointer Increment Index Register
INX JMP	Jump
JSR	Jump to Subroutine
LDA LDS	Load Accumulator Load Stack Pointer Load Index Register
LDX	Load Index Register
LSR NEG	Logical Shift Right Negate
NOP	No Operation
ORA	Inclusive OR Accumulator
PSH PUL	Push Data Pull Data
ROL	Rotate Left
ROR RTI	Rotate Right Return from Interrupt
RTS	Return from Subroutine
SBA	Subtract Accumulators Subtract with Carry
SBC SEC	Set Carry
SEI SEV	Set Interrupt Mask Set Overflow
STA	Store Accumulator Store Stack Register
STS	Store Stack Register Store Index Register
SUB	Subtract
SWI TAB	Software Interrupt Transfer Accumulators
TAP	Transfer Accumulators to
TBA	Condition Code Reg. Transfer Accumulators
TPA	Transfer Accumulators Transfer Condition Code Reg.
TST	to Accumulator Test
TSX	Transfer Stack Pointer to
TXS	Index Register Transfer Index Register to
	Stack Pointer
WAI	Wait for Interrupt

### INSTRUCTION ADDRESSING MODES AND ASSOCIATED EXECUTION TIMES

(in microseconds assuming a 1 MHz clock)

(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Paildul 2	Relative
ABA		2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	4 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	. 5555777	2	•
ADC x ADD x AND x	:	2	3	4	5	:	:
AND x	•	2	3	4	5	•	•
ASL	2	:	:	6	7	:	:
BCC	•	•	:	•			4
BCS	•	•	•	•	•	•	4
BEQ	:	:	:	:	:	:	4
BGT	•	•	•	•	•	•	4
BHI BIT X	:	•	•	:		:	4
BLE	:	•	•	:	•	:	4
BLS	•	٠	٠	٠	٠	٠	4
BLT	:	:	:	:	:	:	4
BNE	•	٠	•	•	٠	٠	4
BPL	:	:	:	:	:	:	4
BSR	:	:	:	:	:	:	8
BVC	•	•	٠	٠	•	•	4
CBA	:	:	:	:	:	2	4
CLC	•	•	•	٠	•	2	•
CLI	•	:	:	•	7	2	:
CLV	•	:	:	•		2	
CMP x	•	2	3	4	5	•	•
COM	2	3	4	5	6	:	:
DAA	•	•	•	•	•	2	•
DEC	2	:	:	6	7	•	:
DEX		:	:			4	
EOR ×	•	2	3.	4	5	•	•
INC	2	:	:	•		4	:
INX	•	٠	•	•	٠	4	•
JMP	:	:	:	3	4 8	:	:
LDA x	•	2	3	4	5	•	•
LDS	•	3	4	5	6	•	•
LDX	2	•		6	7	:	:
NEG	2	٠	٠	6	7	•	•
NOP	:	•	•	4	•	2	:
PSH	4	•	•	•	٠		•
PUL	4	•	•	•	•	•	•
ROR	2	:	:	6	7	:	:
RTI	•	•	•	•	٠	10	•
RTS SRA	:	:	:	:	:	5	:
SBC x	•	2	3	4	5	•	•
SEC	•	•	•	•	•	2	•
SEV	:	:	:	'.	:	2	:
AAASLA AASCA BECO BEGT  X BEGT  BEST  BEST  BUS BEST  BUS BUS BUS BUS BUS BUS BUS BUS BUS BU	•	٠	4	5	6	•	٠
STS	:	:	5	6	7	:	:
SUB x	•	2	3	4	5	•	•
SWI	•	•	٠	٠	•	12	•
TAP	:	:	:	:	:	2	:
TBA	٠	•	•	•	•	2	•
TPA	•	:	:	6	7	2	:
TSX	•			•		4	
TXS	•	•	•	•	•	4	•

#### LIST OF ASSEMBLER DIRECTIVES

END	End of Program
EQU	Equate Symbol
FCB	Form Constant Byte
FCC	Form Constant Characters
FDB	Form Double Constant Byte
MON	Return to Console
NAM	Name
OPT	Option
ORG	Origin
PAGE	Top of Form
RMB	Reserve Memory Byte
SPC	Space Lines

### ACCX (accumulator only) Addressing

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

### Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction. No further addressing of memory is required. The MPU addresses this location when it fetches the immediate instruction for execution. These are two/three-byte instructions.

#### Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine; i.e., locations zero through 255. That part of the memory should be used for temporary data storage and intermediate results. In most configurations, it should be a random access memory. These are two-byte instructions.

#### Extended Addressing

In extended addressing, the value contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address of the operand. This gives one a 16-bit address for the operand. This is an absolute address in memory. These are three-byte instructions.

### Indexed Addressing

In indexed addressing, the value contained in the second byte of the instruction is added to the index register lower eight-bits in the MPU. The carry is then added to the higher order eight-bits of the index register. This result is then used to address memory. The modified address is held in a temporary address registers of there is no change to the index register. These are two-byte instructions.

### Implied Addressing


In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

#### Relative Addressing

In relative addressing, the value contained in the second byte of the instruction is added to the program counters lowest eight-bits plus two. The carry or borrow is then added to the high eight-bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are two-byte instructions.



8005 EAST MCDOWELL ROAD, PHOENIX, ARIZONA 85008



## SUPPORT SOFTWare

### PROGRAMMABLE LOGIC - the easy way

Motorola software for the M6800 microcomputer family is currently available on United Computing's Multiple Access Remote Computing Service.

MPCASM - M6800 Cross Assembler converts symbolic source code to machine-language with listing.

MPSSIM – M6800 Interactive Simulator duplicates the execution of machine language instructions assembled with the cross assembler.

HELP - The HELP Program provides the user of Motorola support software with real time documentation of the software. This documentation includes abbreviated operating procedures.

MPBVM – Build Virtual Machine program simplifies the file management problems associated with developing microprocessor programs.

### TO ACCESS THE SOFTWARE:

- Contact your local UCS sales representative and request service for Motorola M6800 Software System under user catalog M437.
- 2. If you are a new user also request the UCS System Guide and the <u>UNIEDIT</u> (<u>Editor</u>) manuals from the UCS sales representative. You will also need to obtain the appropriate telephone numbers to access UCS's time-sharing service.
- For detailed programming and support software information order your copy of the "M6800 Microprocessor Programming Manual" Motorola Semiconductor Literature Distribution Center, P. O. Box 20924, Phoenix, Arizona 85036.
- **4.** Sign on with your TTY (or other terminal) and you will be up and running.

MOTOROLA Semiconductor Products Inc.

### **M6800 SUPPORT SOFTWAPE**

The sample program displayed on this and the next three pages used the U.C.S. Timesharing system to give the new user a capsule view of the procedure for using Motorola's M6800 Support Software.

Item 1 describes preparation of the sample program using the edit features of timesharing,

Item 2 demonstrates how the user can: a) create a machine file, b) change the machine file's size, and c) alter the label to a meaningful message about the application being developed.

Item 3 demonstrates the procedure for assembling in background. A batch job is created and then submitted to background (batch).

OR

Item 4 shows the procedure for assembling the sample program in foreground (timesharing) and the listing of the program generated by the assembler.

Item 5 explains the simulator dialog and a step by step simulation of the sample program.

Item 6 describes the technique to punch a paper tape of the Object Tape File. This tape is compatible with the Motorola EXORciser. TM


## 💶 create a sample program

L?161 Enter response so computer can determine your termi-UCS 05/01/76. 11.59.38. T1440 nal's speed. USER NUMBER: M437XXXif 10 CPS enter ?61 \*\*\*\*\* if 15 CPS enter 861 \*RBY-FOR\* if 30 CPS enter T61 NEW, PGM \*RBY-FOR\* UCS log-on sequence where XXX is your assigned user AUTOnumber. 99199 NAM PGM Enter your password. OPT M=MEMF1 SPECIFY MACHINE FILENAME 88118 OPT 0=TAPEF1 OBJECT TAPE FILEHAME FORTRAN system automatically assigned. 89128 OPT SELECT PRINTING OF SYMBOLS 89138 SYMBOL Create new file with filename "PGM." 08148 ORG 256 -99159 COUNT EQU 3 Ready indicates system is ready to accept data or com-88168 START LDS #STACK INZ STACK POINTER 00178 LDX ADDR NOTE: The line number includes the first space following 89188 LDA B #COUNT IMMEDIATE ADDRESSING the number; allow for this space character while entering 88198 BACK LDA A 18 DIRECT ADDRESSING the program. 00200 CMP A 2, X INDEXED ADDRESSING BEQ FOUND RELATIVE ADDRESSING 88218 Automatic line number assignment. DEX IMPLIED ADDRESSING 88228 BEC B ACCUMULATOR ONLY ADDRESSING The first record should be a NAM assembler directive; the 88238 00240 BNE BACK first six characters of operand will appear in the assembler 00250 WAI WAIT FOR INTERRUPT listing header. 88268 SPC 1 The ORG assembler directive sets the program counter. 00270 FOUND JSR SUBRTH JUMP TO SUBROUTINE JMP START EXTENDED ADDRESSING 88288 00290 \* COMMENT STATEMENT NOTE TRUNCATION 01234567890123456789 88388 SUBRIN TAB CONNENT FIELD TRUNCATION8123456789 Enter the program: only one space between a line number 00310 ADDA BYTE SET MOST SIGNIFICANT BIT and a label: otherwise the assembler accepts one or more 88328 RTS RETURN FROM SUBROUTINE spaces separating the fields. SPC 2 99339 88348 RMB 20 SCRATCH AREA FOR STACK The END assembler directive informs the assembler this is 88358 STACK RMB 1 START OF STACK the last record of this assembly. 88368 BYTE FCB \$88 FORM CONSTANT BYTE \$ INDICATES HEXADECIMAL The MON assembler directive informs the assembler this is 88378 FCB \$18, \$4 00380 ADDR FBB DATA FORM CONSTANT BOUBLE BYTE the last file to be assembled. 88398 DATA FCC /SET/ FORM DATA STRING (ASCII) Escape key, delete key, or control-x cause exit from auto 88488 END MON 88418 00420 \*DEL\* SAV is the command to save the new file just created. SAV-Examples of program changes; by overwriting and by in-\*RBY\* serting a new line. 318 ORAA BYTE SET MOST SIGNIFICANT BIT 105 \* REVISION 1-RES is the command to resequence the program starting RES with line number 100 and sequencing by 10. \*RBY-FOR\* REP-REP is the command to replace (or update) an existing \* R TY \* file.



## 4 assemble in Foreground

(E, OLD, MPCASH (M437+   DY-EXE+   N, M=24000	**)			-Call the cross assembler and cause it to
05/03/76 1.32.14 Program Mpcasm	,			
OTOROLA SPD, INC. Copyrig	OWNS AND IS RE Ht 1974 by Mot			The release number is changed as the cross assembler is updated with improve ments.
MOTOROLA MPU C	ROSS ASSEMBLER	, RELEAS	E 1.4A	
ENTER SI FILENAME				Enter SI (source input) filename of the program to be assembled.
FILE'S LABEL: Durce filename: PG JTHOR JOHN BOE	H }			The contents of the Label Buffer Area from the machine file MEMF1.
· <b></b>				Line number.
PAGE 1 PGM	05/03/76 13:32	1.14		Program counter (hexadecimal).
				-Hexadecimal instruction, data, or value
0180	NAM	PGH		-An asterisk (*) may be used as the firs
0116 0120	* REVISION 1 OPT	M=MENF1	SPECIFY MACHINE FILENAME	character of a comment statement.
0130	OPT	0=TAPEF1	OBJECT TAPE FILEHAME	
00140	OPT ORG	SYMBOL 256	SELECT PRINTING OF SYMBOLS	
0160 0003	COUNT EQU	3	THE OTHER SOUTHER	-The # indicates immediate addressing.
10170 0100 8E 0132 10180 0103 FE 0136	START LBS LBX	#STACK ABBR	INZ STACK POINTER	
00190 0106 C6 03	LDA B	#COUNT	IMMEDIATE ADDRESSING Direct addressing	
90200 0100 96 0A 90210 010A A1 02	BACK LBA A CMP A	10 2, X	INDEXED ADDRESSING	
00220 010C 27 05	BEQ	FOUND	RELATIVE ADDRESSING IMPLIED ADDRESSING	
90230 010E 09 90240 010F 5A	DEC B		ACCUMULATOR ONLY ADDRESSI	IG
00250 0110 26 F6	BNE Wa I	BACK	WAIT FOR INTERRUPT	
99268 0112 3E	• • • •	************		- The missing line 270 was a SPC 1 assem
0280 0113 DD 0119		SUBRTH	JUMP TO SUBROUTINE	bler directive.
90298 0116 7E 0100 90300	JMP CONNENT STAT	START Ement ho	EXTENDED ADDRESSING Te truncation 0123456789012	:3
0318 8119 16	SUBRTH TAB		COMMENT FIELD TRUNCATIONS	2
10320 011A BA 0133 10330 011D 39	ORA A RTS	BYTE	SET MOST SIGNIFICANT BIT RETURN FROM SUBROUTINE	
		_		- The \$ indicates a hexadecimal value fol
10350 011E 0014	RNB	20 /	SCRATCH AREA FOR STACK	lows.
	STACK RMB Byte FCB	\$88	START OF STACK FORM CONSTANT BYTE	
98370 8133 88 98380 8134 10	BYTE FCB FCB	\$18,\$4	\$ INDICATES HEXABECIMAL	
8135 84				
	ADDR FBB Bata FCC	BATA /SET/	FORM CONSTANT DOUBLE BYTE FORM DATA STRING (ASCII)	
8139 45 813A 54				
80410	END			
SYMBOL TABLE				NOTE: For more detailed information a to specific meaning of mnemonics and the details of each program refer to the
ADBR 0136 BACK Found 0113 Stack		33 COUNT		M6800 MICROPROCESSOR PRO



### 5 SIMULATE THE SAMPLE PROGRAM

EXE, OLD, NPSSIM(M437+++) .RBY-EXE. Call the simulator and cause it to run. RUN, H=24888 Enter the MF (memory file) filename of the memory file to be simulated. **05/03/76. 16.25.55.** PROGRAM MPSSIM The contents of the Label Buffer Area from the machine file MEMF1. MOTOROLA SPD, INC. DWNS AND IS RESPONSIBLE FOR MPSSIM Register heading: COPYRIGHT 1975 BY MOTOROLA INC нн Input the output base hexadecimal IA Instruction address MOTOROLA MPU SIMULATOR, RELEASE 1.3A OC. Operator mnemonic code FΑ Effective operand address Р Program counter ENTER HF FILENAME Х Index register ? MEHF1. Α Accumulator A FILE'S LABEL В Accumulator B SOURCE FILENAME: AUTHOR JOHN BOE С Condition code register 00 ΕA s HH IA Stack pointer ... .... ... ... ... .. .. .. ... Time cycles (always decimal) ? SH 8A, 54. SR P 188. T 8C +0102+0103 0000 00 00 000000+0132 0000003 +0108 LDS Simulator commands separated by period \*0103 LBX +0137+0106+0138 80 00 000000 0132 0000008 SM 0A,54 Set memory location A to +0106 LDA 8+0107+0108 0138 00+03 000000 0132 0000010 contain 54 +0108 LDA A+008A+010A 0138+54 03 000000 0132 0000013 SR P 100 Set register (Program +818A CMP A+813A+818C 8138 54 83 888288 8132 8888818 +818C 8E9 +818D+8113 8138 54 83 888288 8132 8888822 Counter) equal 100 T OC Trace C instructions \*0131\*0119 0138 54 03 000Z00\*0130 0000031 #8113 JSR \*8119 TAB \*0119\*011A 0138 54\*54 000000 0130 0000033 Simulator command Display Memory; be-+811A ORA A+8133+811D 8138+D4 54 88N888 8138 8888837 ginning with location 100, display 3B 30 EA P x A B C S HH IA (hex) bytes (note the right margin con-\*0132\*0116 0130 D4 54 00H000\*0132 0000042 +011D RTS tains the literal equivalent of the printable \*0118\*0100 0138 D4 54 00H000 0132 0000045 #0116 JMP characters; the periods show nonprintable \*0100 LBS +0102+0103 0138 D4 54 000000 0132 0000048 ? DM 109,38 . 8188 BE 81 32 FE 81 36 C6 83 96 8A A1 82 27 85 89 5A .. 2.. 6. ..... Z 0130 00 01 16 00 10 04 01 38 53 45 54 .....8SET Simulator commands: RS restore registers; ? RS. B . D display registers. 8888 \*\*\* 9888,8888 8888 88 88 888888 8888 8888888 ? EX \_ Simulator command EX exit simulator NOTE: Hexadecimal input to the simula-

NOTE: Hexadecimal input to the simulator requires the first character be numeric (i.e.: to enter the hex. value "C" enter "OC")

## 🗗 PUNCH A PAPER TAPE

OLD, TAPEF1 -OLD, TAPEF1 calls the formatted tape \*RDY-FOR\* image so it may be punched and listed. LHH. List the Object Tape File TAPEF1 with-5006000048445218 out heading. Turn on punch device before S11301908E0132FE0136C603960AA1022705095A5A S111811826F63EBD81197E818816BA813339F8 entering carriage return. S1989133891994813853455497 SO indicates a header record S983888FC \_ \*RBY\* S1 . . . indicates a data record BYE -CT - HH.SS S9 . . . indicates an end-of-file record SKCPU . T. TT Sign-off system (enter goodBYE) 16KCPU . T. TT 24KCPU = T.TT Accounting statistics for the current LOG OFF. 17. 38. 42. #437XXX session.

Once a machine file has been created and configured the Build Virtual Machine program need not be run until the configuration needs changing.

### Create a machine file



```
EXE, OLD, MPBYM(M437+++)
                                                                           -Call the Build Virtual Machine program
*RDY-EXE*
                                                                           and cause it to run.
RUN, M=24888
                                                                           Date and Time provided by U.C.S. system.
 05/01/76. 12.43.18.
 PROCRAM MPRUM-

    Name of program running.

 HOTOROLA SPB, INC. OWNS AND IS RESPONSIBLE FOR MPBYM
               COPYRIGHT 1974 BY MOTOROLA INC
                                                                           Fetch the machine file named MEMF1.
   MOTOROLA MPU BUILD VIRTUAL MACHINE, RELEASE 1.4A
 ENTER 'HP HP B' FOR MORE HELP
                                                                           Indication that the machine file MEMF1
 ? HF HENF1-
                                                                           did not exist and that a file was created
 ****ATTN:
             92
                                                                           assuming the default parameters.
 FILE'S LABEL
 BEFAULT VIRTUAL MACHINE FILE (4K OF MEMORY)
                                                                           The contents of the default Label Buffer
 ? LW 81FF-
                                                                           Area.
 ? TI
                                                                           Change this machine file's size by setting
 ENTER TITLE TEXT
                                                                           a new Last Word address (hexadecimal
 ? SOURCE FILENAME.
                         PGM
                                                                           value 1FF was entered).
 ENTER TITLE TEXT
 ? AUTHOR JOHN DOE
 ENTER TITLE TEXT
                                                                           Set new information into the Label Buf-
                                                                           fer Area for this machine file (MEMF1).
 2 MO -
 VIRTUAL MACHINE FILE MENF1
 FILE'S LABEL:
                                                                           Display the Machine File Organization.
SOURCE FILENAME:
AUTHOR JOHN BOE
 LAST WORD ADDRESS 1FF
    MACRO LIBRARY LISTING
 1872 REMAINING CHARACTERS
                                                                           EX is the command to exit the Build
 ? EX-
                                                                           Virtual Machine program.
```

### assemble in Background

```
Create new file with filename "CON-
NEW, CONTROL-
                                                                               TROL."
*RBY-FOR*
                                                                               - Automatic line number assignment.
AUTO .
88188 JOS.
                                                                               Job and account card for batch job
BO110 ACCOUNT, N437XXX.
                                                                               "CONTROL." XXX is your assigned
88128 GET, MPCASM (M437***)
                                                                               user number.
88138 RFL,78888.
                                                                              Get the cross assembler program and
BB148 MPCASM.
                                                                               cause it to run.
00150 GOEXIT.
88168 EXIT.
88178 SAVE, OUTPUT=OUTFILE,
                                                                               Direct assembler listings to a "new" file
                                                                               called "OUTFILE" and SAVE it.
98188 DFB, BAYFIL.
                                                                               File DAYFIL contains the system oper-
88198 SAVE, BAYFIL.
88288 EDR.
                                                                               ating messages associated with job pro-
88218 PGM
                                                                               cessina.
00220 EOF
                                                                               Name of M6800 assembly language
99238 *BEL*
                                                                               source file.
SAVE-
                                                                               Escape key, delete key, or control-x
*RBY*
                                                                               must be hit to escape auto mode.
P.IF.
 RJE COMPLETE, ID = RJEJJJJ-
                                                                               Save file "CONTROL."
*RBY*
                                                                               Submit batch job "CONTROL" to back-
                                                                               ground.
                                                                               System response to RJE command-JJJJ
                                                                               is the job-id assigned to this job.
```

### Language of the M6800 Microprocessor



#### MICROPROCESSOR INSTRUCTION SET ALPHABETIC SEQUENCE

ABA ADC	Add Accumulators Add with Carry
ADD	Add
AND	Logical And
ASL	Arithmetic Shift Left
ASR	Arithmetic Shift Right
BCC BCS	Branch if Carry Clear Branch if Carry Set Branch if Equal to Zero
BEQ	Branch if Equal to Zero
BGE	Branch if Greater or Equal Zero
BGT	Branch if Greater than Zero
BHI	Branch if Higher
BIT BLE	Bit Test
BLS	Branch if Lower or Same
BLT	Branch if Less than Zero
BMI	Bit Test Branch if Less or Equal Branch if Lower or Same Branch if Less than Zero Branch if Minus Branch if Not Equal to Zero Branch if Plus Branch if Plus Branch if Plus
BNE	Branch if Not Equal to Zero
BPL BRA	Branch Always
BSR	Branch to Subroutine
BVC	Branch to Subroutine Branch if Overflow Clear Branch if Overflow Set
BVS	
CBA	Compare Accumulators
CLC	Clear Carry Clear Interrupt Mask
CLI CLR	Clear
CLV	Clear Overflow
CMP	Compare
COM	Complement
CPX	Compare Index Register
DAA DEC	Decimal Adjust Decrement
DES	Decrement Stack Pointer
DEX	Decrement Stack Pointer Decrement Index Register
EOR	Exclusive OR
INC	Increment
INS	Increment Stack Pointer
INX	Increment Index Register
JMP JSR	Jump Jump to Subroutine
LDA	Load Accumulator
LDS	Load Accumulator Load Stack Pointer
LDX	Load Index Register
LSR	Logical Shift Right
NEG	Negate
NOP	No Operation Inclusive OR Accumulator
ORA	Push Data
PSH PUL	Pull Data
ROL	Rotate Left
ROR	Rotate Right
RTI	Return from Interrupt
RTS	Return from Subroutine
SBA	Subtract Accumulators
SBC SEC	Subtract with Carry Set Carry
SEI	Set Interrupt Mask
SEV	Set Overflow
STA	Store Accumulator
STS STX	Store Stack Register Store Index Register
SUB	Subtract
SWI	Software Interrupt
TAB	Transfer Accumulators Transfer Accumulators to
TAP	Transfer Accumulators to
тва	Condition Code Reg.
TPA	Transfer Accumulators Transfer Condition Code Reg.
	to Accumulator
TST	Test
TSX	Transfer Stack Pointer to Index Register
TXS	Transfer Index Register to
	Stack Pointer

WAI

Wait for Interrupt

### INSTRUCTION ADDRESSING MODES AND ASSOCIATED EXECUTION TIMES

(in microseconds assuming a 1 MHz clock)

#### LIST OF ASSEMBLER DIRECTIVES

END	End of Program
EQU	Equate Symbol
FCB	Form Constant Byte
FCC	Form Constant Characters
FDB	Form Double Constant Byte
MON	Return to Console
NAM	Name
OPT	Option
ORG	Origin
PAGE	Top of Form
RMB	Reserve Memory Byte
SPC	Space Lines
FCC FDB MON NAM OPT ORG PAGE RMB	Form Constant Characters Form Double Constant Byte Return to Console Name Option Origin Top of Form Reserve Memory Byte

#### ACCX (accumulator only) Addressing

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

#### Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction. No further addressing of memory is required. The MPU addresses this location when it fetches the immediate instruction for execution. These are two/three-byte instructions.

#### Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 236 bytes in the machine; i.e., locations zero through 255. That part of the memory should be used for temporary data storage and intermediate results. In most configurations, it should be a random access memory. These are two-byte instructions.

### Extended Addressing

In extended addressing, the value contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address of the operand. This gives one a 16-bit address for the operand. This is an absolute address in memory. These are three-byte instructions.

### Indexed Addressing

In indexed addressing, the value contained in the second byte of the instruction is added to the index register lower eight-bits in the MPU. The carry is then added to the higher order eight-bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

### Implied Addressing


In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

### Relative Addressing

In relative addressing, the value contained in the second byte of the instruction is added to the program counters lowest eight-bits plus two. The carry or borrow is then added to the high eight-bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are two-byte instructions.



8005 EAST McDOWELL ROAD, PHOENIX, ARIZONA 85008



## SUPPORT SOFTWare

PROGRAMMABLE LOGIC — the easy way

Motorola's MPL Compiler for the M6800 microcomputer family is currently available on United Computing's Multiple Access Remote Computing Service.

### TO ACCESS THE SOFTWARE:

- Contact your local UCS sales representative and request service for Motorola M6800 Software System under user catalog M437.
- If you are a new user also request the UCS
   System Guide and the <u>UNIEDIT</u> (<u>Editor</u>) manuals from the UCS sales representative. You
   will also need to obtain the appropriate telephone numbers to access UCS's time-sharing
   service.
- For detailed programming and support software information order your copy of the "MPL Language Reference Manual" from Motorola Semiconductor Literature Distribution Center, P.O. Box 20924, Phoenix, Arizona 85036.
- 4. Sign on with your teletype (or other terminal) and you will be up and running.

MOTOROLA Semiconductor Products Inc.

## **M6800 SUPPORT SOFTWAPE**

The sample program displayed on this and the following pages used the UCS Timesharing system to give the new user a capsule view of the procedure for using Motorola's MPL Compiler.

Item describes preparation for the sample program using the edit features of timesharing.

Item 2 shows the conversation to compile the sample program in timeshare mode.

Item **3** shows the conversation to assemble the output from the compilation, and a partial listing of the program generated by the assembler.

Item 4 describes the preparation of a control file for executing "M68MPL" in remote job entry (RJE) mode.



### **O** create a sample program

```
Enter response so computer can determine
                                                                                                                                                                                       your terminal's speed.
HOS - 05/14/76, 16.28,02 L051
                                                                                                                                                                                                               if 10 CPS enter ?61
USER NUMBER: M437XXX
                                                                                                                                                                                                               if 15 CPS enter 861
мимимим
 ◆RDY-FOR◆
                                                                                                                                                                                                              if 30 CPS enter T61
NEW - MPLISTI
                                                                                                                                                                                       UCS log-on sequence where XXX is your
 ◆RDY-FOR◆
                                                                                                                                                                                       assigned user number.
                                                                                                                                                                                       Enter your password.
 00100 % OPT ME=METEST, NOP
 00110
                                                                                                                                                                                       FORTRAN system automatically assigned.
                      SAMPLE MPL PROGRAM
 00120
                                                                                                                                                                                       Create new file with filename "MPLTST1."
 00130
 00140
                  <*START THE MAIN PROGRAM. *</p>
                                                                                                                                                                                       Ready indicates system is ready to accept
                DCL ASIZ:BB(10) B(2) INIT(6000:333,300:4,99,5403:666:44,32:24);
DCL C(5) B(2) INIT("99", "F0", "FFF0", "300", "66");

BRIGIN "100"
 00150
                                                                                                                                                                                       data or command.
 00160
                                                                                                                                                                                       NOTE: The line number includes the first
 00170
                      PROCEDURE OFFICHS (MAIN)
                                                                                                                                                                                       space following the number; allow for this
 00180
                                                                                                                                                                                       space character while entering the program.

→ CALL SORT AND SEND ADDRESS AND SIZE OF ARRAY 'BB' WITH CALL.
◆ CALL SORT < ASIZ /BB';

OALL SOR
 00200
 0.021.0
                                                                                                                                                                                        Automatic line number assignment.
 00220
                  **EXAMPLE OF IN-LINE CODE**
 00230 % LDA A ≎6
00240 % STA A ASIZ
00250 /◆CALL SBRT
                ✓•CALL SORT AND SEND ADDRESS AND SIZE OF ARRAY 101 WITH CALL. •/
CALL SORT <→ASIZ→101→1</p>
 00260
 00270
                  ✓◆ STOP PROGRAM EXECUTION WITH BRANCH TO SELF ◆✓
 00280 STOP: 50 TO STOP:
00290 END
                                                                                SUBROUTINE SORT
 00300
 00310 SORT: PROCEDURE (, NN, RESETP)
                    DOL AA B(2) BASED,PTR B(2), PTR2 B(2);
 00320
                    DOL I B(2), SWITCH, TEMP B(2), RESETP B(2);
 00330
                    DOL NN:
 00340
 00350
                      PTR2=RESETP+NN;
 00360 31: SWITCH=2
 00370
                            DO I = RESETP TO PTR2 BY 2;
 00380
                                  PTR=I+2:
 00390
                                   IF AA:I LE AA:PTR THEN GO TO $2;
 00400
                                              SWITCH = 19
 00410
                                             TEMP = AA:I:
                                             AA:I=AA:PTR;
 0.042.0
                                             AA:PTR = TEMP;
 00430
 00440 S2: END
 00450
                     -60 TO ($1,$3),$WITCH
 00460 33: RETURN
 00470 /+ NOTHING WILL BE LISTED WHEN ASSEMBLED
00480 AFTER THIS STATEMENT +/
 00490 % OPT NOL
 00500
                      END

    Escape key will exit from auto mode.

 00510 *DEL *-
                                                                                                                                                                                       SAV is the command to save the new file
```

just created.



## 2 compile the sample program

EXE,OLD,M68MPL (M437***)  *RDY-EXE*  RUN,M=24000	— Call the Compiler and initiate execution.
05/14/76. 15.51.02. PROGRAM M68MPL	
MOTOROLA SPD, INC. OWNS AND IS RESPONSIBLE FOR M68MPL COPYRIGHT 1975 AND 1976 BY MOTOROLA INC.	
MOTOROLA/S M6800 MPL COMPILER, RELEASE 1.2	<ul> <li>The release number is changed as the Compiler is updated with improvements.</li> </ul>
ENTER SI FILENAME	
? MPLTST1	<ul> <li>Enter SI (Source Input) filename of pro- gram to be compiled.</li> </ul>
? MPLOT	<ul> <li>Enter OT (Output) filename. Compiler output will automatically be saved.</li> </ul>

## assemble the sample program

OPT

◆00110 ◆00120

+00130

00003

00004

00005

```
EXE, BLD, MPCASM (M437+++)
+RDY-EXE◆
                                                                  - Call the Cross Assembler and initiate
RUN, M=24000
                                                                   execution.
 05/14/76. 15,53.49.
 PROGRAM MPCASM
1---
 MOTOROLA SPD, INC. OWNS AND IS RESPONSIBLE FOR MPCASM
               COPYRIGHT 1974 BY MOTOROLA INC
       MOTOROLA MPU CROSS ASSEMBLER, RELEASE 1.4A ————— The release number is changed as the Cross
                                                                   Assembler is updated with improvements.
   ENTER SI FILENAME
 ? MPLOT-
                                                                  - Enter filename of the program to be assem-
 FILE'S LABEL:
                                                                   bled. This filename is the output from the
 DEFAULT VIRTUAL MACHINE FILE (4K OF MEMORY)
                                                                   compilation in Item 2 above.
  PAGE 1 MPLOT 05/14/76 15:54.02
                                MAM
                                        MPLOT
 00001
```

COMPILED WITH MPL VERSION 1.2

MF=MFTEST, NOP

SAMPLE MPL PROGRAM



## 4 compilation in RJe mode

NEW, CONTROL		Create JCL file with filename "CONTROL.
READY - FOR	!	
9UTO 00100 JOB.		Automatic line number assignment.
	NT,M437???.	
	68MPL (M437◆◆◆)	
00130 RFL,7		
00140 M68MP	L.	
00150 GOEXI	т.	
00160 EXIT.		
	OUTPUT=OUTFILE.	
00180 DFD,D		
00190 SAVE,	DHYF DL.	
00200 EOR. 00210 SOURC	r	
00210 300KC 00220 <b>EOF.</b>	<b>-</b>	
00230 ◆DEL◆		Escape key will exit from auto mode.
SAVE		Save file just created.
•RDY•		
RJE		Submit file to the batch input queue.
••••• NOTES		
LINE NO.	COMMENTS	
00110	"M437???" SHOULD BE REPLACED WITH YOUR USER NUMBER	
00170		
	"OUTFILE" IS THE FILENAME YOU WANT TO CONTAIN YOUR OUTPUT	
00180	то сомтаім урия ритрит	
00130 00190 00210	TO CONTAIN YOUR OUTPUT "DAYFIL" IS THE FILENAME YOU WANT	Ε
00190	TO CONTAIN YOUR DUTPUT "DAYFIL" IS THE FILENAME YOU WANT TO CONTAIN YOUR RUN STATS	

### Language of the M6800 MPL compiler



### ARITHMETIC ASSIGNMENT STATEMENT

General Form

a ≈ b

Type	Type of <u>a</u>												
of <u>b</u>	BIN	DEC	CHAR										
BIN	Assign.	Convert to numeric ASCII and assign.	Convert to numeric ASCII with zero suppression and assign, right justified, blanked filled on left.										
DEC	Convert to binary and assign.	Assign.	Zero suppress and assign.										
CHAR	Not allowed.	Not allowed.	Assign.  a > b Left justify, blank fill a.  b > a Truncate b on the right and assign.										

### CONTROL STATEMENTS

DO  $i = m_1 \text{ TO } m_2 \text{ [BY } m_3\text{]}$ 

DO WHILE Boolean expression

DO i = m<sub>1</sub> TO m<sub>2</sub> [BY m<sub>3</sub>] WHILE Boolean expression

GO TO label (unconditional)

GO TO label (label assigned in DECLARE)

GO TO  $(x, x_1, \ldots, x_n)$ , i

GO TO labelname (i)

IF a THEN s<sub>1</sub> [ELSE s<sub>2</sub>]

### DATA REPRESENTATION

BIT (i) — BINARY (1) — BINARY (2) — DECIMAL (m, n) — SIGNED DECIMAL (m, n) — CHARACTER (m)

### DECLARE

The general form is:

DECLARE

[level #] name [(occurrence)] DECIMAL CHARACTER

LABEL

BIT

[(m) [DEFINED name]

[BASED] [INITIAL (value 1, value 2 . . .)]

Forms in square brackets are optional. The following abbreviations are allowed:

DCL - DECLARE

CHAR - CHARACTER

BIN - BINARY

DEF - DEFINED

DEC - DECIMAL

INIT - INITIAL

### LOGICAL OPERATORS

$$\begin{split} \mathsf{IAND} - \mathsf{IEOR} - \mathsf{IOR} - \mathsf{AND} - \mathsf{OR} - \mathsf{EQ} - \mathsf{GT} - \mathsf{GE} - \\ \mathsf{LT} - \mathsf{LE} - \mathsf{NE} \end{split}$$

### ORIGIN

ORIGIN "HEX CONSTANT"

### **POINTER**

VARIABLE: POINTER or POINTER -> VARIABLE

### **PROCEDURE**

PROCEDURE OPTIONS (MAIN)

PROCEDURE OPTIONS (MAIN, STACK NAME)

SHIFT

W SHIFT k

+k left shift

-k right shift

### **SUBROUTINES**

CALL LABEL or CALL LABEL (arg 1, . . . , arg n)

LABEL: PROCEDURE or LABEL: PROCEDURE

(arg 1, . . , arg n)

or


CALL LABEL <a1, a2, a3>

LABEL: PROCEDURE <a1, a2, a3>



5005 EAST McDOWELL ROAD, PHOENIX, ARIZONA 85008

10616-1 PRINTED IN USA 9-77 IMPERIAL LITHO 866251



## SUPPORT software

### PROGRAMMABLE LOGIC - the easy way

Motorola software for the M6800 microcomputer family is currently available for the EXORciser, Motorola's microcomputer system development tool:

#### RESIDENT EDITOR

The M6800 Resident Editor gives the user an easy means to create and modify source files for input to the Assembler. The interactive Resident Editor offers character, line, and character string commands.

### RESIDENT ASSEMBLER

The M6800 Resident Assembler converts symbolic source code to M6800 machine-language with formatted listing. The Resident Assembler is compatible with Cross Assemblers provided by Motorola.

### **EXbug**

The M6800 EXbug firmware provides the utility programs to load and debug programs for the Motorola MC6800 Microprocessor. EXbug includes many of the features found in the M6800 Interactive Simulator available for larger computers.

For detailed programming and support software information order your copy of the "M6800 Microprocessor Programming Manual" and the "M6800 EXORciser Resident Software Supplement" to the "M6800 EXORciser User's Guide."

Motorola Semiconductor Literature Distribution Center, P. O. Box 20924, Phoenix, Arizona 85036.

#### SYSTEM REQUIREMENTS

- EXORciser
- 8k bytes of RAM
- Terminal with RS-232 or TTY (20mA neutral loop current) interface and automatic reader/punch control

### PROGRAMS AVAILABLE ON:

- Paper tape
- Cassette
- GE Timesharing File (no charge for access)

MOTOROLA Semiconductor Products Inc.

EXORciser and EXbug are trademarks of Motorola Inc.

### **M6800 SUPPORT SOFTWAPE**

The sample program shown here was developed on the EXORciser to give the new user a capsule view of the procedure for using the resident support software.

Item **1** describes the preparation of the sample program using the resident text editor.

Item 2 shows the procedure to load the resident assembler, the conversation to assemble the sample program, and the listing of the program generated by the assembler.

Item 3 explains the format of the Object Tape generated by the assembler and the loading of the Object Tape into an EXORciser.

Item 4 demonstrates how the user can test the sample program with the trace feature of the EXbug firmware.




## CREATE A SAMPLE PROGRAM

EXEUG 1.1 LDAD	Healtha EVhua Landou to land the Editor program
\$562/CONT \$	— Ose the Exbug Loader to load the Editor program
HDR -	
EXBUG 1.1 MAID \	Contents of header record are printed
•MMM46	<ul> <li>Call the editor and cause it to run (NNNN is the beginning address of the editor program)</li> </ul>
M6800 EDITOR VERSION X.X  PB\$\$ PI NAM PSM —	<ul> <li>@Indicates editor ready for input</li> <li>B ESCAPE ESCAPE (Escape key echos as \$) Positions workspace character pointer to beginning of workspace buffer</li> </ul>
• REVISION 1	I sets editor to input mode
OPT 0 DUTPUT OBJECT TAPE OPT 3 SELECT PRINTING OF SYMBOLS ORG 256	The first record should be a NAM assembler directive; the first six characters of operand will appear in the assembler listing header.
COUNT EQU 93 9 INDICATES OCTAL START LDS ©STACK INZ STACK POINTER	The ORG assembler directive sets the program counter.
LDX ADDR	
LDA B ⇔COUNT IMMEDIATE ADDRESSING	
BACK LDA A 10 DIRECT ADDRESSING	
CMP A 2,X INDEXED ADDRESSING	
BEQ FOUND RELATIVE ADDRESSING DEX IMPLIED ADDRESSING	
DEC B ACCUMULATOR ONLY ADDRESSING	
BNE BACK	
WAI WAIT FOR INTERRUPT	
SPC 1	
FOUND USR SUBRINUMP_TO_SUBROUTINE	
JMP START EXTENDED ADDRESSING	
◆ COMMENT STATEMENT NOTE TRUNCATION 0123456789012345	6789
SUBRIN TAB COMMENT FIELD TRUNCATION0123456789	
ORA A BYTE SET MOST SIGNIFICANT BIT RTS RETURN FROM SUBROUTINE	
RTS RETURN FROM SUBROUTINE' SPC 2	
RMB 20 SCRATCH AREA FOR STACK	
STACK RMB 1 START OF STACK	
BYTE FCB \$80 FORM CONSTANT BYTE	
FCB \$10,84	
ADDR FDB DATA FORM CONSTANT DOUBLE BYTE	The END assembler directive informs the assembler this
- DATA FOC (SET/ FORM CONSTANT DATA STRING (ASCII)	is the last record of this assembly.
END ————————————————————————————————————	The MON assembler directive informs the assembler this is the last file to be assembled.
\$\$ \$BE\$\$	<ul> <li>ESCAPE ESCAPE (Escape key echos as \$) terminate input mode</li> </ul>
	B-Set pointer to beginning of workspace
	E-Punch contents of workspace and exit editor program



### 2 assemble the sample program





### Load a paper tape

The Object Tape generated by the resident assembler is in the following format:

```
3006000048445218
                                                                                                     - SO . . . indicates a header record
311E01008E0132FE0136C603960AA1022705095A26F63EBD01197E010016BACF(
                                                                                                    - S1 . . . indicates a data record
 $106011B01333970
 $10B0133801004013853455407
                                                                                                     - S9 . . . indicates an end-of-file record
$9030000EC
EMBUG 1.1 LOAD
SGL/CONT S

    LOAD the sample program

EXBUG 1.1 PRHT
BEG HDDF 0000 100
                                                                                                     The printed dump feature of EXbug is used to list the
END ADDR 0000 13A
                                                                                                      hexadecimal data loaded
EXEC Y
0100 8E 01 52 FE 01 36 C6 03 96 0A A1 02 27 05 09 5A ..2.6F..1.7.2 0110 26 F6 3E BD 01 19 7E 01 00 16 BA 01 33 35 01 97 %.5-....39.. 0120 A0 0A 40 00 60 01 20 08 00 68 00 80 00 00 00 00 99 ..5.7.......0120 00 08 00 80 00 10 04 01 38 53 45 54 08 64 01 00 DF .....8SET....
BEG PDDF 0100 X =

    X causes control to return to EXbug
```

### 4 Test the sample program

```
EXBUG 1.1 MAID -
                                                             - Call the MAID (Motorola Active Interface Debug)
                                                              feature of EXbug
◆08/00 54 =
*$R :

    Change memory location A to contain 54

P-FASB X-0000 A-00 B-00 C-00 S-FF8A
                                                             Display Registers
P-FASB 100
+#12= 00000 ·
                                                              Set program counter to 0100
+03 N -
                                                              Convert 12 Decimal to hexadecimal
P-0103 X-0000 A-00 B-00 C-C0 3-0132
                                                              Trace C instructions
P-0106 M-0138 A-00 B-00 C-00 S-0132
P-0108 X-0138 A-00 B-03 C-00 S-0138
                                                              Register heading:
                                                                 P
                                                                      Program counter
P-010A X-0138 A-54 B-03 C-C0 S-0132
                                                                 X
                                                                      Index register
P-0100 X-0138 A-54 B-03 C-04 S-0138
                                                                 Α
                                                                      Accumulator A
P-0113 X-0138 A-54 B-03 C-04 S-0132
                                                                 В
                                                                      Accumulator B
P+0119 X-0138 A-54 B-03 C-C4 S-0130
                                                                      Condition code register
                                                                C
P-011A X-0138 A-54 B-54 C-C0 S-0130
                                                                      Stack pointer
P-011D X-0138 A-D4 B-54 C-08 S-0130
                                                              When tracing, the contents of the MC6800 Micropro-
P-0116 X-0138 A-D4 B-54 C-08 S-0138
                                                              cessor registers are printed after each instruction is
P-0100 X-0138 A-D4 B-54 C-08 S-0132
                                                              executed
P+0103 X-0138 A-D4 B-54 C-00 S-0132
```

### HELPFUL HINTS

The assembly directive "OPT" follows the short form as described in the M6800 Programming Manual. If the long form is used only the short form is syntactically checked; however, the long form is scanned until a space or comma is found. The OPT operands DB8 and DB10 are ignored.

When used with the Texas Instruments Silent 700 terminal equipped with dual cassettes, 1200 Baud, and Remote Device Control, the resident assembler has throughput 12 times faster than a teletypewriter.

The resident assembler is a two-pass assembler; however, the assembler provides options as to how these passes may be run.

1P - Normal pass one (clear symbol table and start pass one)



- 1S Start pass one, do not clear symbol table before starting
- 2P Normal pass two
- 2L Start pass two, list only (allows use of TTY's without punch control)
- 2T Start pass two, punch tape only (allows use of TTY's without punch control)

Pass two of the assembler may be used without pass one: but forward references will be undefined, and the user must patch these forward references before using the Object Tape generated. This is a useful feature if a TTY is used for assemblies and the program contains few forward references, i.e., a savings of one-half of assembly time

#### RESIDENT EDITOR COMMAND SUMMARY

- Appends an input string from the reader device to the workspace. Ignores nulls and rubouts. Terminates on EOF character (1A Hex), workspace full, or after 50
- Positions the workspace character pointer to the beginning of the workspace buffer.
- Cstring1\$string2 Searches for string1 in the workspace buffer, and, if found, replaces (Changes) string1 with string2. String2 need not be the same length as string1.
- nD - Deletes from 1 to 254 characters from the workspace buffer (n may be pos, or neg.). The characters are deleted from the present position of the workspace character pointer.
- F Ends the edit operation by transferring the entire contents of the workspace buffer to the punch device, and by then copying that which is left in the reader device to the punch device until an EOF is encountered. Terminates by punching an EOF, blank trailer tape, and then re-starting the Editor.
- F Outputs 6 inches of blank leader/trailer code to the punch device.
- Istring Inserts string into the workspace buffer at the present position of the workspace character pointer. The contents of the workspace buffer are repositioned, if necessary, to accommodate the string.
- пK Kills from 1 to 254 lines (up to and including CR) from the workspace buffer (n may be pos. or neg.). The lines are deleted from the present position of the workspace character pointer.
- Position the workspace character pointer n lines from nL its present position in the workspace buffer (n may be pos. or neg.). If n equals 0, the workspace character pointer is positioned to the beginning of the line in which the workspace character pointer presently re-
- Position the workspace character pointer n characnM ters from its present position in the workspace buffer (n may be pos. or neg.). If n equals 0, no repositioning occurs.
- Punches from 1 to 254 lines from the beginning of the workspace buffer. Output is to the punch device. Lines output are deleted from the workspace.
- Sstring Searches for string in the workspace buffer. Positions workspace character pointer after found string.

- nΤ - Prints (Types) from 1 to 254 lines from the workspace buffer (n may be pos. or neg.). Printing begins from the present position of the workspace character pointer.
- Positions the workspace character pointer to the end of the contents of the workspace buffer,

#### EXORciser COMMAND SUMMARY

### EXbug ROUTINES

LOAD Loader VERE Verify PNCH Punch

PRNT Print SRCH

MAID Motorola active interface debug routine

S10. Set speed 10 cps S30. Set speed 30 cps S120 Set speed 120 cps

#### MAID COMMANDS

Open byte addressed by n n/

(LF) Open next sequential location

(CR) Close open location

(UA) Open previous sequential location

Х Return to EXbug scan loop

n;V Set breakpoint at location n ;U Remove all breakpoints

n;U Remove breakpoint at location n

n:W Search for n bit pattern

;G Execute target program from restart vector

n;G Execute target program from location n

:P Continue executing from encountered breakpoint n;P Continue executing until breakpoint found n times

n;O Calculate offset from current location to n

N Trace one instruction

n:N Trace n instructions

\$V Display breakpoints

\$M Display search mask and limits

Trace one instruction

\$R Display/change target program registers \$T

Set trace mode and set trace to address

\$S Set stop on address compare

:Т Reset trace Mode

Reset stop on address compare

#n= Convert decimal to hexadecimal Convert hexadecimal to decimal #\$n=

Convert octal to hexadecimal #@n=

:N

;S

### Language of the M6800 MICROPROCESSOR



### MICROPROCESSOR INSTRUCTION SET

WITCH	ALPHABETIC SEQUENCE
ABA	Add Accumulators
ADC ADD	Add with Carry Add
AND	Logical And
ASL	Arithmetic Shift Left
ASR BCC	Arithmetic Shift Right Branch if Carry Clear
BCS	Branch if Carry Set
BEQ	Branch if Equal to Zero
BGE BGT	Branch if Equal to Zero Branch if Greater or Equal Zero Branch if Greater than Zero
BHI	Branch if Higher
BIT BLE	Bit Test Branch if Less or Fougl
BLS	Branch if Lower or Same
BLT	Branch if Less than Zero
BMI BNE	Branch if Less or Equal Branch if Lower or Same Branch if Less than Zero Branch if Minus Branch if Not Equal to Zero
BPL	Branch II Plus
BRA BSR	Branch Always Branch to Subroutine
BVC	Branch to Subroutine Branch if Overflow Clear Branch if Overflow Set
BVS	
CBA CLC	Compare Accumulators Clear Carry
CLI	Clear Carry Clear Interrupt Mask
CLR CLV	Clear Clear Overflow
CMP	Compare
COM	Complement
CPX DAA	Compare Index Register Decimal Adjust
DEC	Decrement
DES	Decrement Stack Pointer Decrement Index Register
DEX EOR	Exclusive OR
INC	Increment
INS	Increment Stack Pointer
INX JMP	Increment Index Register Jump
JSR	Jump to Subroutine
LDA	Load Accumulator Load Stack Pointer
LDS LDX	Load Stack Pointer Load Index Register
LSR	Logical Shift Right
NEG	Negate
NOP ORA	No Operation Inclusive OR Accumulator
PSH	Push Data
PUL	Pull Data
ROL	Rotate Left
ROR RTI	Rotate Right Return from Interrupt Return from Subroutine
RTS	Return from Subroutine
SBA	Subtract Accumulators Subtract with Carry
SBC SEC	Set Carry
SEI	Set Interrupt Mask
SEV STA	Set Overflow Store Accumulator
STS	Store Accumulator Store Stack Register Store Index Register
STX SUB	Store Index Register Subtract
SWI	Software Interrupt
TAB	Transfer Accumulators
TAP	Transfer Accumulators to Condition Code Reg.
TBA	Transfer Accumulators Transfer Condition Code Reg.
TPA	Transfer Condition Code Reg. to Accumulator
TST	Test
TSX	Transfer Stack Pointer to
TXS	Index Register Transfer Index Register to
	Stack Pointer
WAI	Wait for Interrupt

#### INSTRUCTION ADDRESSING MODES AND ASSOCIATED **EXECUTION TIMES** (in microseconds assuming a 1 MHz clock)

	(Dual Ope	ACCX	Immediate	Direct	Extended	Indexed	Papidul 2	Relative
ABA		•	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	444664	5 5 5 5 7 7 7	2	444444444444444444444444444444444444444
ADD	×	:	2	3	4	5	:	:
AND	×		2	3	4	5	•	•
ASL		2	•	•	6	7	•	٠
ASR		2	•	•	6	7	•	:
BCS		:	:	:	:	:	:	4
BEQ		•	•	•	•	•	•	4
BGE		•	•	•	•	•	•	4
BGI		:	:	:	:	:	:	4
BIT	x	•	2	3	4	5		•
BLE		•	•	•	•	•	•	4
BLS		:	:	:	:	:	:	4
BMI					•	•	•	4
BNE		٠	•	•	•	•	•	4
BPL		:	:	:	:	:	:	4
RSR								8
BVC		•	•	٠	•	٠	•	4
BVS		•	•	•	•	•	•	4
CRA		:	:	:	:	:	2	:
CLI		•	•	•	•	•	2	•
CLR		2	٠	٠	6	7	•	•
CLV		:	•	•	•		2	:
CON	۸.	2	•	•	6	7		
CPX		•	3	4	5	6	•	•
DAA		•	•	•	•	•	2	•
DEC		•	:	:	•		4	:
DEX		•	•	•		•	4	•
EOR	X	•	2	3	4	5	•	•
INC		2	:	:	•		4	:
INX		•					4	•
JMP		•	•	•	3	4	•	•
JSR	x	:	2	3	4	5	:	:
LDS	^	•	3	4	5	6		
LDX		•	3	4	5	6	•	•
LSR		2	:	:	6	7	:	:
NOP	,	•			•		2	
ORA	×	•	2	3	4	5	•	•
PSH		4	•	•	•	•	•	•
ROL		2	:	:	6	7	:	:
ROR		2	•	•	6	7	•	
RTI		•	•	•	•	•	10	•
RIS		:	:	:	:	:	2	:
SBC	×		2	3	4	5	•	
SEC		•	•	•	•	•	2	•
SEI		:	:	:	:	:	2	:
STA	×	:	:	4	5	6	•	:
STS		•	•	5	6	7	•	•
STX		•	٠	5	6	7	•	٠
SUB	×	:	2	3	4	5	12	:
TAB		•		•	•	•	2	•
AAAANACCSE BEGET IT EST TO THE BELL THE SECOND TO THE SECOND THE		22	٠	•	•	•	2	•
TBA		•	•	:	:	•`	2	:

#### LIST OF ASSEMBLER DIRECTIVES

END	End of Program
EQU	Equate Symbol
FCB	Form Constant Byte
FCC	Form Constant Characters
FDB	Form Double Constant Byte
MON	Return to Console
NAM	Name
OPT	Option
ORG	Origin
PAGE	Top of Form
RMB	Reserve Memory Byte
SPC	Space Lines

#### ACCX (accumulator only) Addressing

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions

### Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction. No further addressing of memory is required. The MPU addresses this location when it fetches the immediate instruction for execution. These are two/three-byte instructions.

#### Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine; i.e., locations zero through 255. That part of the memory should be used for temporary data storage and intermediate results. In most configurations, it should be a random access memory. These are two-byte instructions.

### Extended Addressing

In extended addressing, the value contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address of the operand. This gives one a 16-bit address for the operand. This is an absolute address in memory. These are three-byte instructions.

#### Indexed Addressing

In indexed addressing, the value contained in the second byte of the instruction is added to the index register lower eight-bits in the MPU. The carry is then added to the higher order eight-bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

#### Implied Addressing

In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

### Relative Addressing

In relative addressing, the value contained in the second byte of the instruction is added to the program counters lowest eight-bits plus two. The carry or borrow is then added to the high eight-bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are twobyte instructions.



5005 EAST MCDOWELL ROAD, PHOENIX, ARIZONA 85008

## **Instruction Set**

### **EXECUTABLE INSTRUCTIONS – ALPHABETIC LIST**

ABA	ADD ACCUMULATORS	INS	INCREMENT STACK POINTER
ADC	ADD WITH CARRY	INX	INCREMENT INDEX REGISTER
ADD	ADD		
AND	LOGICAL AND	JMP	JUMP
ASL	ARITHMETIC SHIFT LEFT	JSR	JUMP TO SUBROUTINE
ASR	ARITHMETIC SHIFT RIGHT		
		LDA	LOAD ACCUMULATOR
BCC	BRANCH IF CARRY CLEAR	LDS	LOAD STACK POINTER
BCS	BRANCH IS CARRY SET	LDX	LOAD INDEX REGISTER
BEQ	BRANCH IF EQUAL TO ZERO	LSR	LOGICAL SHIFT RIGHT
BGE	BRANCH IF GREATER OR EQUAL TO ZERO		
BGT	BRANCH IF GREATER THAN ZERO	NEG	NEGATE
вні	BRANCH IF HIGHER	NOP	NO OPERATION
BIT	BIT TEST		
BLE	BRANCH IF LESS OR EQUAL	ORA	INCLUSIVE OR ACCUMULATOR
BLS	BRANCH IF LOWER OR SAME		
BLT	BRANCH IF LESS THAN ZERO	PSH	PUSH DATA
BMI	BRANCH IF MINUS	PUL	PULL DATA
BNE	BRANCH IF NOT EQUAL TO ZERO		
BPL	BRANCH IF PLUS	ROL	ROTATE LEFT
BRA	BRANCH ALWAYS	ROR	ROTATE RIGHT
BSR	BRANCH TO SUBROUTINE	RTI	RETURN FROM INTERRUPT
BVC	BRANCH IF OVERFLOW CLEAR	RTS	RETURN FROM SUBROUTINE
BVS	BRANCH IF OVERFLOW SET		
		SBA	SUBTRACT ACCUMULATORS
CBA	COMPARE ACCUMULATORS	SBC	SUBTRACT WITH CARRY
CLC	CLEAR CARRY	SEC	SET CARRY
CLI	CLEAR INTERRUPT MASK	SEI	SET INTERRUPT MASK
CLR	CLEAR	SEV	SET OVERFLOW
CLV	CLEAR OVERFLOW	STA	STORE ACCUMULATOR
CMP	COMPARE	STS	STORE STACK REGISTER
COM	COMPLEMENT	STX	STORE INDEX REGISTER
CPX	COMPARE INDEX REGISTER	SUB	SUBTRACT
		SWI	SOFTWARE INTERRUPT
DAA	DECIMAL ADJUST		
DEC	DECREMENT	TAB	TRANSFER ACCUMULATORS
DES	DECREMENT STACK POINTER	TAP	TRANSFER ACCUMULATORS TO CONDITION CODE REG
DEX	DECREMENT INDEX REGISTER	TBA	TRANSFER ACCUMULATORS
		TPA	TRANSFER CONDITION CODE REG TO ACCUMULATOR
EOR	EXCLUSIVE OR	TST	TEST
		TSX	TRANSFER STACK POINTER TO INDEX REGISTER
INC	INCREMENT	TXS	TRANSFER INDEX REGISTER TO STACK POINTER
		WAI	WAIT FOR INTERRUPT

TABLE 3 - ACCUMULATOR AND MEMORY INSTRUCTIONS

							AD	DRES	SING	MOD	ES						BOOLEAN/ARITHMETIC OPERATION	_	OND		DE	REG	_
ACCUMULATOR AN	D MEMORY	Г	IMME	D		DIRE	CT		INDE	х		EXT	(D		INHE	R	(All register labels	5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	refer to contents)	н	1	N	Z	٧	C
Add	ADDA	8B	2	2	9B	3	2	AB	5	2	88	4	3				A + M → A	‡	•	<b>‡</b>	‡	‡	‡
	ADDB	СВ	2	2	DB	3	2	EB	5	2	FB	4	3			-	B + M → B	1	•	\$	\$	\$	‡
Add Acmitrs	ABA													18	2	1	A + B → A	‡	•	\$	\$	\$	‡
Add with Carry	ADCA	89	2	2	99	3	2	A9	5	2	B9	4	3				$A + M + C \rightarrow A$	\$	•	‡	\$	‡	‡
	ADCB	C9	2	2	D9	3	2	E9	5	2	F9	4	3				B + M + C → B	1		‡	‡ ‡	‡ R	1
And	ANDA ANDB	84 C4	2 2	2 2	94 D4	3	2	A4 E4	5	2	B4 F4	4	3				$A \cdot M \rightarrow A$ $B \cdot M \rightarrow B$				‡	R	
Bit Test	RITA	85	2	2	95	3	2	A5	5	2	85	4	3				A • M		•	\$	1	R	
DIL 1621	BITB	C5	2	2	D5	3	2	E5	5	2	F5	4	3				B • M		•	\$	1	R	•
Clear	CLR	"	1	-			-	6F	7	2	7F	6	3				00 → M		•	R	s	R	R
	CLRA	1												4F	2	1	00 → A	•	•	R	S	R	R
	CLRB	1												5F	2	1	00 → B	•	۰	R	S	R	R
Compare	CMPA	81	2	2	91	3	2	A1	5	2	В1	4	3				A – M	•	•	\$	\$	‡	ŧ
	СМРВ	C1	2	2	D1	3	2	E1	5	2	F1	4	3				B – M	•	•	‡	1	1	<b>‡</b>
Compare Acmitrs	CBA	1	1								١.			11	2	1	A - B		•	‡	\$	‡	‡
Complement, 1's	COM							63	7	2	73	6	3			١.	M → M		:	‡ ‡	‡ ‡	R R	S
	COMA	1		1	ľ			1						43 53	2 2	1	$\overline{A} \rightarrow A$ $\overline{B} \rightarrow B$			1	1	R	S
Complement, 2's	COMB NEG							60	7	2	70	6	3	23	1	Ι'	00 - M → M			‡	t	0	2
(Negate)	NEGA							00	l ′	<b>'</b>	100	١	ľ	40	2	1	00 - A → A			‡	1	0	@
( '3)	NEGB		1											50	2	1	00 - B → B			1	\$	O	@
Designation of the	DAA			-										19	2	1	Converts Binary Add. of BCD Characters			ı	‡	‡	3
Decimal Adjust, A														19	1	Ι'	into BCD Format		-				- 1
Decrement	DEC							6A	7	2	7A	6	3	l	١.	١.	M = 1 → M	•	•	1	‡	(4)	•
	DECA													4A	2 2	1	$A - 1 \rightarrow A$ $B - 1 \rightarrow B$		:	1	‡ ‡	(4)	:
Exclusive OR	DECB	88	2	2	98	3	2	AB	5	2	88	4	3	5A	1	l '	$A \oplus M \rightarrow A$		:	:	‡	(4) R	
Exclusive UR	EORB	C8	2	2	D8	3	2	E8	5	2	F8	4	3	l			B ⊕ M → B			t	‡	R	
Increment	INC	100	*	1	00	ľ		60	7	2	7C	6	3				M + 1 → M		•	1	\$	(5)	•
	INCA													4C	2	1	A + 1 → A		•	1	1	(3)	•
	INCB		l	l	Į.				1					5C	2	1	B +1→B		:	‡	‡	(§)	•
Load Acmitr	LDAA	86	2	2	96	3	2	A6	5	2	B6	4	3				M → A	•		1	1	R	
	LDAB	C6	2	2 2	D6 9A	3	2 2	E6 AA	5	2 2	F6 BA	4	3				M → B A + W → A			1	‡	R	
Or, Inclusive	ORAA ORAB	8A CA	2	2	DA	3	2	EA	5	2	FΔ	4	3	1			R+M→R			1	1	R	
Push Data	PSHA	- CA	1	1	100	,	1	1	,	1	1.0	,	"	36	4	1	A → M <sub>SP</sub> , SP – 1 → SP						
Tour Bata	PSHB		1		1					1	1			37	4	1	B → MSP, SP – 1 → SP				•		
Pull Data	PULA										1			32	4	1	SP + 1 → SP, M <sub>SP</sub> → A	•	•	•	•		•
	PULB													33	4	1	$SP + 1 \rightarrow SP$ , $MSP \rightarrow B$	•	•	•	•	•	•
Rotate Left	ROL							69	7	2	79	6	3				M)	•	•	‡	\$	6	\$
	ROLA				1									49	2	1	A	•	•	\$	\$	0	\$
	ROLB								١.				١.	59	2	1	8 7	:	•	\$	‡	0	‡
Rotate Right	ROR							66	7	2	76	6	3	46	2	1	M G T T T T T T T T T T T T T T T T T T		:	1 1	‡ ‡	6	1 1
	RORA													56	2	1	A .c + 67 + 60			1	1	6	1
Shift Left, Arithmetic	ASL							68	7	2	78	6	3	1 30	1.	Ι'	MI			1	1		1
Gint Con, Antonico	ASLA							1	1	-	-		-	48	2	1	A C +			1	1	lõ	1
	ASLB				1			Ì						58	2	1	8) 6 67 60	•	•	1	\$	6	1
Shift Right, Arithmetic	ASR					1		67	7	2	77	6	3				M)	•	•	\$	\$	1~	1
	ASRA		ŀ											47	2	1	A → □ → □	•	•	\$	‡	1-	\$
	ASRB													57	2	1	ВЈ	•	•	1	\$		‡
Shift Right, Logic.	LSR							64	7	2	74	6	3	١	١.	١.	M)	•	•	R	\$		‡
	LSRA													44	2	1	A 0 → □□□□□□ → □  C	•	•	R	‡		1
Canal Annales	LSRB STAA				97	4	2	A7	6	2	B7	5	3	54	2	1	B J A → M	:	:	R ‡	‡ ‡		‡
Store Acmitr.	STAA				07	4	2	E7	6	2	F7	5	3			1	B→M		:	1	1		
Subtract	SUBA	80	2	2	90	3	2	A0	5	2	80	4	3			1	A – M → A	.		1	1		1
00001001	SUBB	CO	2	2	D0	3	2	EO	5	2	FO	4	3			1	B − M → B			1	1	1	1
Subract Acmitrs.	SBA	"	1	1	1	1	1	1	1	-	1		1	10	2	1	A – B → A			1	1	1	1
Subtr. with Carry	SBCA	82	2	2	92	3	2	A2	5	2	В2	4	3	Ι.	1	1	$A - M - C \rightarrow A$			1	1		1
	SBCB	C2	2	2	02	3	2	E2	5	2	F2	4	3	1			$B - M - C \rightarrow B$		•	\$	\$		1
Transfer Acmitrs	TAB					1								16	2	1	A → B	•	•	1	1		
	TBA			1				1						17	2	1	B→A	•	•	1	‡		•
Test, Zero or Minus	TST							6D	7	2	70	6	3	1			M - 00	•	•	\$	1		R
	TSTA							1						4D	2	1	A - 00	•	•	\$	‡		R
1	TSTB	1	1	1	1	1	1	1	1	1	1	1	1	5D	2	1	B 00	•	•	\$	1	R	R

### LEGEND:

- OP Operation Code (Hexadecimal);
- ∼ Number of MPU Cycles;
- # Number of Program Bytes;
- + Arithmetic Plus;
- Arithmetic Minus;
- Boolean AND;
- MSP Contents of memory location pointed to be Stack Pointer;
- + Boolean Inclusive OR;
- ⊕ Boolean Exclusive OR;
- M Complement of M;
  - → Transfer Into; 0 Bit = Zero;
- 00 Byte = Zero;
- H Half-carry from bit 3;
- I Interrupt mask
  - N Negative (sign bit)

- Z Zero (byte)
- V Overflow, 2's complement
- C Carry from bit 7

  R Reset Always
- S Set Always
- Test and set if true, cleared otherwise
- Not Affected
- CCR Condition Code Register
- LS Least Significant
- MS Most Significant

TABLE 4 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

INDEX REGISTER AND	STACK		IMME	ED		DIRE	СТ		INDE	X		EXT	ND		INHER		1	5	4	3	2	1	0
POINTER OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	BOOLEAN/ARITHMETIC OPERATION	Н	ī	N	z	٧	С
Compare Index Reg	CPX	8C	3	3	90	4	2	AC	6	2	вс	5	3				$(X_H/X_L) - (M/M + 1)$	•	•	0	<b>‡</b>	3	•
Decrement Index Reg	DEX	1		1	1		1		1	١	1	1	1	09	4	1	X – 1 → X		•	•	1	•	•
Decrement Stack Potr	DES				1									34	4	1	SP − 1 → SP		•	•	•	•	•
Increment Index Reg	INX							l	ĺ		1		l	08	4	1	X + 1 → X		•	•	1	•	•
Increment Stack Potr	INS					1								31	4	.1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EΕ	6	2	FE	5	3				$M \rightarrow X_H$ , $(M + 1) \rightarrow X_L$		•	(9)	ŧ	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	6	2	BE	5	3				$M \rightarrow SP_H$ , $(M + 1) \rightarrow SP_L$	•	•	9	‡	R	•
Store Index Reg	STX				DF	5	2	EF	7	2	FF	6	3			l	$X_H \rightarrow M, X_L \rightarrow (M^++1)$		•	9	‡	R	•
Store Stack Potr	STS		۱ ۱	-	9F	5	2	AF	7	2	BF	6	3			1	$SP_H \rightarrow M$ , $SP_L \rightarrow (M + 1)$		•	9	‡	R	•
Indx Reg → Stack Pntr	TXS										1			35	4	1	X – 1 → SP		•	•	•	•	•
Stack Pntr → Indx Reg	TSX								1		l			30	4	1	SP + 1 → X	•	•	•	•	•	•

TABLE 5 - JUMP AND BRANCH INSTRUCTIONS

JUMP AND BRANCH		R	ELAT	IVE		INDE	x	Γ.	EXT	ND		INHE	R	]	5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	BRANCH TEST	H	1	N	z	v	С
Branch Always	BRA	20	4	2										None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	4	2									l	C = 0		•	•	•		•
Branch If Carry Set	BCS	25	4	2				l			l	l		C = 1	•		•	•	•	•
Branch If = Zero	BEQ	27	4	2								1	1	Z = 1		•		•		•
Branch If ≥ Zero	BGE	2C	4	2										N ⊕ V = 0	•		•	•	•	•
Branch If > Zero	BGT	2E	4	2			1	1		1	1	1	1	Z + (N ⊕ V) = 0	•	•	•	•	•	•
Branch If Higher	ВНІ	22	4	2				1				l		C + Z = 0		•	•	•		•
Branch If ≤ Zero	BLE	2F	4	2					ŀ			l		Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	4	2				1				1	1	C + Z = 1		•	•		•	
Branch If < Zero	BLT	2D	4	2				1		l				N w V ≈ 1		•	•	•		-
Branch If Minus	BMI	2B	4	2							i			N = 1	•	•	•	•	•	
Branch If Not Equal Zero	BNE	26	4	2							ľ			Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	4	2				1		1			1	V = 0	•	•		•	•	
Branch If Overflow Set	BVS	29	4	2				l		l		l		V = 1	•	•	•	•	•	
Branch If Plus	BPĹ	2A	4	2										N = 0		•	•			
Branch To Subroutine	BSR	8D	8	2										h						
Jump	JMP				6E	4	2	7E	3	3				See Special Operations		•	•		•	
Jump To Subroutine	JSR				AD	8	2	BD	9	3										
No Operation	NOP	1 1					1	Ì	1	Ì	01	2	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI	1					1	1		1	38	10	1		۱ –		- (	o) -	_	- 1
Return From Subroutine	RTS							l		İ	39	5	1		•	•	۱•	•	•	1.
Software Interrupt	SWI	1									3F	12	1	See special Operations		s		•		•
Wait for Interrupt	WAI										3E	9	1	,	•	1	•	•	•	•

TABLE 6 - CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

CONDITIONS CODE REGISTER			NHER		BOOLEAN	5	4	3	2	1	0				
OPERATIONS MNEMONIC		OP	~	#	OPERATION	Н	1	N	z	٧	С				
Clear Carry	CLC	0C	2	1	0 → C	•	•	•	•	•	R				
Clear Interrupt Mask	CLI	0E	2	1	0 →1	•	R	•	•	•	•				
Clear Overflow	CLV	0A	2	1 .	0 → V	•	•	•	•	R	•				
Set Carry	SEC	00	2	1	1 → C	•	•	•	•	•	s				
Set Interrupt Mask	SEI	0F	2	1	1 →1	•	s	•	•	•					
Set Overflow	SEV	ОВ	2	1	1 → V	•	•	•	•	s	•				
Acmitr A → CCR TAP			06 2 1 A→CCR ——— (												
CCR → Acmitr A	TPA	07	2	1	CCR → A	•	•	•	Ĭ•	•	•				

#### CONDITION CODE REGISTER NOTES:

(Bit set if test is true and cleared otherwise)

- ① (Bit V) Test: Result = 10000000?
- ② (Bit C) Test: Result # 00000000?
- (3) (Bit C) Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set.)
- (Bit V) Test: Operand = 10000000 prior to execution?
- (5) (Bit V) Test: Operand = 01111111 prior to execution?
- (6) (Bit V) Test: Set equal to result of N  $\oplus$  C after shift has occurred.
- (Bit N) Test: Sign bit of most significant (MS) byte of result = 1?
  (Bit V) Test: 2's complement overflow from subtraction of MS bytes?
- (9) (Bit N) Test: Result less than zero? (Bit 15 = 1)
- (All) Load Condition Code Register from Stack. (See Special Operations)
- (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.
- (ALL) Set according to the contents of Accumulator A.

### **M6800 PROGRAM**

# 72 INSTRUCTIONS 6 ADDRESSING MODES

TR1074

### DATA HANDLING INSTRUCTIONS (Data Movement)

FUNCTION	MNEMONIC	OPERATION
LOAD ACMLTR	LDAA	M → A
	LDAB	M → B
PUSH DATA	PSHA	A → M <sub>SP</sub> , SP – 1 → SP
	PSHB	B → M <sub>SP</sub> , SP - 1 → SP
PULL DATA	PULA	SP + 1 → SP, M <sub>SP</sub> → A
	PULB	SP + 1 → SP, M <sub>SP</sub> → B
STORE ACMLTR	STAA	A → M
	STAB	B÷M
TRANSFER ACMLTRS	TAB	A → B
	TBA	B→A


TR1075

### DATA HANDLING INSTRUCTIONS (ALTER DATA)

FUNCTION	MNEMONIC	OPERATION
CLEAR	CLR CLRA CLRB	00 → M 00 → A 00 → B
DECREMENT	DEC DECA DECB	$M - 1 \rightarrow M$ $A - 1 \rightarrow A$ $B - 1 \rightarrow B$
INCREMENT	INC INCA INCB	M + 1 → M A + 1 → A B + 1 → B
COMPLEMENT, 2'S (NEGATE)	NEG NEGA NEGB	$00 - M \rightarrow M$ $00 - A \rightarrow A$ $00 - B \rightarrow B$
COMPLEMENT, 1'S	COM COMA COMB	M → M A → A B → B

TR1076

### DATA HANDLING INSTRUCTIONS (SHIFT AND ROTATE)



TA1077

#### ARITHMETIC INSTRUCTIONS

FUNCTION	MNEMONIC	OPERATION
ADD	ADDA	A + M → A
	ADDB	B + M →B
ADD ACCUMULATORS	ABA	A + B → A
ADD WITH CARRY	ADCA	A + M + C → A
	ADCB	B + M + C → B
COMPLEMENT, 2'S	NEG	00 – M → M
(NEGATE)	NEGA	00 – A →A
	NEGB	00 - B → B
DECIMAL ADJUST, A	DAA	CONVERTS BINARY ADD. OF BCD CHARACTERS INTO BCD FORMAT
SUBTRACT	SUBA	A – M → A
	SUBB	B – M → B
SUBTRACT ACCUMULATORS	SBA	A – B → A
SUBTRACT WITH CARRY	SBCA	A - M - C → A
	SBCB	B - M - C → B

TR1078

#### **LOGIC INSTRUCTIONS**

FUNCTION	MNEMONIC	OPERATION
AND	ANDA ANDB	A • M + A B • M + B
COMPLEMENT, 1'S	COM COMA COMB	M → M A → A B → B
EXCLUSIVE OR	EORA EORB	A + M + A B + M + B
OR, INCLUSIVE	ORA A ORA B	A + M - A B + M - B

#### **JUMP AND BRANCH INSTRUCTIONS**

FUNCTION	MNEMONIC	BRANCH TEST
BRANCH ALWAYS	BRA	NONE
BRANCH IF CARRY CLEAR	ВСС	C = 0
BRANCH IF CARRY SET	BCS	C = 1
BRANCH IF = ZERO	BEQ	Z = 1
BRANCH IF ≥ ZERO	BGE	N + V = 0
BRANCH IF > ZERO	BGT	$Z + (N \oplus V) = 0$
BRANCH IF HIGHER	вні	C + Z = 0
BRANCH IF ≤ ZERO	BLE	Z + (N + V) = 1
BRANCH IF LOWER OR SAME	BLS	C + Z = 1
BRANCH IF < ZERO	BLT	N + V = 1
BRANCH IF MINUS	вмі	N = 1
BRANCH IF NOT EQUAL ZERO	BNE	Z = 0
BRANCH IF PLUS	BPL	N = 0

TR1080

#### JUMP AND BRANCH INSTRUCTIONS

FUNCTION	MNEMONIC	BRANCH TEST
BRANCH IF OVERFLOW CLEAR	BVC	V = 0
BRANCH IF OVERFLOW SET	BVS	V = 1
BRANCH TO SUBROUTINE	BSR	
JUMP	JMP	·
JUMP TO SUBROUTINE	JSR	
NO OPERATION	NOP	ADVANCES PROG. CNTR. ONLY
RETURN FROM SUBROUTINE	RTS	

**DATA TEST INSTRUCTIONS** 

FUNCTION	MNEMONIC	TEST
BIT TEST	BITA	A • M
	BIT B	B●M
COMPARE	CMPA	A – M
	СМРВ	B – M
	СВА	A – B
TEST, ZERO OR MINUS	тѕт	M - 00
	TSTA	A - 00
·	тѕтв	B - 00

TR1082

#### **CONDITION CODE REGISTER INSTRUCTIONS**

FUNCTION	MNEMONIC	OPERATION
CLEAR CARRY	CLC	0 → C
CLEAR INTERRUPT MASK	CLI	0 → 1
CLEAR OVERFLOW	CLV	0 → V
SET CARRY	SEC	1 → C
SET INTERRUPT MASK	SEI	1 → I
SET OVERFLOW	SEV	1 → V
ACMLTR A → CCR	TAP	A → CCR
CCR → ACMLTR A	TPA	CCR → A

### INDEX REGISTER AND STACK POINTER INSTRUCTIONS

FUNCTION	MNEMONIC	OPERATION
COMPARE INDEX REG	СРХ	$X_{H} - M, X_{L} - (M + 1)$
DECREMENT INDEX REG	DEX	X – 1→X
DECREMENT STACK PNTR	DES	SP – 1→SP
INCREMENT INDEX REG	INX	X + 1 <b>→</b> X
INCREMENT STACK PNTR	INS	SP + 1→SP
LOAD INDEX REG	LDX	M→X <sub>H</sub> , (M + 1)→X <sub>L</sub>
LOAD STACK PNTR	LDS	M→SP <sub>H</sub> , (M + 1)→SP <sub>L</sub>
STORE INDEX REG	STX	$X_H \rightarrow M, X_L \rightarrow (M+1)$
STORE STACK PNTR,	STS	$SP_{H} \rightarrow M, SP_{L} \rightarrow (M + 1)$
INDX REG→STACK PNTR	TXS	X – 1→SP
STACK PNTR →INDX REG	TSX	SP + 1 → X

TR1084

#### INTERRUPT HANDLING INSTRUCTIONS

FUNCTION	MNEMONIC	OPERATION
SOFTWARE INTERRUPT	SWI	REGS - M <sub>SP</sub> SP-7 - SP M <sub>FFFA</sub> - PCH M <sub>FFFB</sub> - PCL 1 - I
RETURN FROM INTERRUPT	RTI	M <sub>SP</sub> → REGS SP+7 → SP
WAIT FOR INTERRUPT	WAI	REGS : M <sub>SP</sub> SP-7 : SP

TH108

#### INPUT/OUTPUT INSTRUCTIONS

# NONE!



## **Program Problems**



#### **SAMPLE PROGRAM**

PROBLEM: WRITE A PROGRAM, IN MACHINE LANGUAGE AND IN M6800

SOURCE LANGUAGE, TO ADD THE DECIMAL NUMBERS 25, 35, 50, AND 17. STORE THE ANSWER AT RAM LOCATION 0A. ASSEMBLE THE SOURCE PROGRAM AND COMPARE THE ASSEMBLED PRO-

GRAM WITH THE MACHINE LANGUAGE PROGRAM.

SOLUTION: 3510 = 1000112 = 2316

50<sub>10</sub> = 110010<sub>2</sub> = 32<sub>16</sub> 17<sub>10</sub> = 010001<sub>2</sub> = 11<sub>16</sub> 25<sub>10</sub> = 011001<sub>2</sub> = 19<sub>16</sub>

MEMORY LOCATION	MACHINE LANGUAGE		COMMENT
(HEX)	(BINARY)	(HEX)	
000B	10000110	(86)	LDA A IMM
000C	00011001	(19)	DATA TO BE PUT IN A
000D	10001011	(8B)	ADD A IMM
000E	00100011	(23)	DATA TO BE ADDED TO A
000F	10001011	(8B)	ADD A IMM
0010	00110010	(32)	DATA TO BE ADDED TO A
0011	10001011	(8B)	ADD A IMM
0012	00010001	(11)	DATA TO BE ADDED TO A
0013	10010111	(97)	STORES A IN LOCATION
0014	00001010	(OA)	0A

#### PROG-2 Program Problems

READY LIST

ADD4NP 20:38FST 11/11/75 100 NAM ADDANR ADD 4 NUMPERS PROGRAM 110 ORG \$A 120 TEMP RMB 1 130 LDA A #25 140 ADD A #35 150 ADD A #\$32 160 ADD A #%10001 170 STA A TEMP 180 MON

SAME PROGRAM WRITTEN IN MNEMONIC CODING # INDICATES IMMEDIATE \$ INDICATES HEX NUMBER % INDICATES BINARY NUMBER

TR1073

READY EUN MPCASM

MPCASM

20:39EST 11/11/75

MOTOROLA SPD, INC. OWNS AND IS RESPONSIBLE FOR MPCASM COPYRIGHT 1973 & 1974 BY MOTOROLA INC

- MOTOROLA MPU CROSS ASSEMPLER, RELEASE 1.4

ENTER SI FILENAME ?ADD4NR

PAGE 1 ADD4NE 11/11/75 20:39.00

00100 MAK ADD4NB ORG 00110 000A \$ A 00120 000A 0001 EMB 1 00130 000B 86 19 LDA A #25 ADD A #35 00140 000D 8P 23 ADD A #532 00150 000F 8F 32 00160 0011 8P 11 ADD A #210001 STA A TEMP 00170 0013 97 0A MON 00180

SAME PROGRAM ASSEMBLED BY TIME-SHARING CROSS-ASSEMBLER

ADD 4 NUMPERS PROGEAM

READY LIST

ADD4NR 20:38EST 11/11/75

100 NAM ADDANR ADD 4 NUMBERS PROGRAM 110 ORG \$A 120 TEMP RMB 1 130 LDA A #25 140 ADD A #35 150 ADD A #532 160 ADD A #210001 170 STA A TEMP

180 MON

TR1073

READY **PUN MPCASM** 

MPCASM

20:39EST 11/11/75

MOTOROLA SPD, INC. OWNS AND IS RESPONSIBLE FOR MPCASM COPYRIGHT 1973 & 1974 BY MOTOROLA INC

MOTOROLA MPU CROSS ASSEMBLER, RELEASE 1.4


ENTER SI FILENAME ?ADD4NR

PAGE 1 ADD4NR 11/11/75 20:39.00

00100 MAK ADD4NR ADD 4 NUMBERS PROGRAM 00110 000A ORG \$A 00120 000A 0001 TEMP RMB ١ 00130 000B 86 19 LDA A #25 ADD A #35 ADD A #\$32 00140 000D 8P 23 00150 000F 8B 32 ADD A #210001 00160 0011 8F 11 00170 0013 97 0A STA A TEMP 00180 MON

#### PROG-4 Program Problems

#### CLEAR MEMORY LOCATIONS \$70 thru \$78



#### PROG-6 Program Problems

#### A SOLUTION

LDX #\$70 L1 CLR 0, X INX CPX #\$79 BNE L1 BRA \*

#### OTHER SOLUTIONS

(B) LDX #\$9 L1 CLR \$6F,X DEX BNE L1 BRA \*

(C) LDS #\$78
CLR A
MORE PSH A
TSX
CPX #\$70
BNE MORE
BRA \*

#### **PROBLEM**

Clear memory in locations 0000 through \$00FF.

#### PROG-8 Program Problems

#### CLEAR MEMORY (0 → FF)

#### SOME SOLUTIONS

(1) LDX #\$0 13 BYTES
CLR A 4360 CYCLES
AGAIN STA A 0,X
INX
CPX #\$100
BNE AGAIN
BRA \*

(2) LDX #\$0
AGAIN CLR 0,X 11 BYTES
INX 4611 CYCLES
CPX #\$100
BNE AGAIN
BRA \*

(3) LDX #\$FF 10 BYTES
AGAIN CLR 0,X 3850 CYCLES
DEX
BNE AGAIN
CLR 0,X
BRA \*

#### **PROBLEM**

Load memory with a data table:

ADDR	DATA
0000	00
0001	01
0002	02
0003	03
00FD	FD
00FE	FE
00FF	FF

#### PROG-10 Program Problems

#### A SOLUTION

LDX #\$0
CLR A
NEXT STA A \$0,X
INC A
INX
CPX #\$100
BNE NEXT

BRA \*

#### **PROBLEM**

Write a program to build a table from 0-FF MEM location. The data in this table is to be FF  $\rightarrow$  0.

ADDR	DATA
0000	FF
0001	FE
0002	FD
00FD	02
00FE	01
00FF	00

#### PROG-12 Program Problems


#### SOME SOLUTIONS

(A) LDA A #\$FF
LDX #\$00
AGAIN STA A \$0,X
INX
DEC A
BNE AGAIN
STA A \$FF
BRA \*

(B) LDS #\$FF CLR A AG PSH A INC A BNE AG BRA \*

#### PROBLEM - Move or Transfer \$80 Bytes of Data

The first byte is located at memory location 0000, and is to be transferred to memory location \$100. Start your program at \$500. This problem can be solved by using only the index register and the A accumulator.



#### PROG-14 Program Problems

#### **PROBLEM**

Move \$80 bytes of data from MEM LOC's  $0 \rightarrow \$7F$  to MEM LOC's  $\$100 \rightarrow \$17F$ .

#### A SOLUTION

LDX #\$0

MORE LDA A \$0,X

INX

STA A \$FF,X


CPX #\$80

BNE MORE

BRA\*

#### PROBLEM - Move or Transfer \$100 Bytes of Data.

The first byte to be moved is located at memory location 0000 and this byte is to be moved to memory location \$1000.



#### PROG-16 Program Problems

#### **PROBLEM**

Move \$100 bytes of data from \$0 to \$1000.

#### A SOLUTION

LDX #\$1000 LDS #\$FFFF MORE PUL A STA A \$0,X INX CPX #\$1100 BNE MORE BRA\*

#### PROGRAMMING PROBLEM FOR THE THIRD DAY

To gain some "hands-on" experience in both software and hardware, we ask that you attempt this homework problem before the beginning of the third-day session. You will have the opportunity to assemble and run your program solution on the EXORciser. You will receive personal help and coaching in areas where you require them.

Assume, as part of your system, you have two MCM6810 RAMs which start at the very bottom of memory. Your problem is to check the first (lowest) five bytes of the *second* RAM. If the *contents* of the RAM location is an odd number, invert each bit and store this result back in that RAM address. If the *contents* of that RAM location is an even number, clear that RAM location. Write the source program to accomplish the above problem. Start your program at location \$2000. Include a flow-chart of your solution.

### **Example Programs**

#### **EXAMPLE PROGRAMS AND SYSTEMS**

#### **Table of Contents**

Loading and Storing Data	EX−2
Subtracting Absolute Value	EX−3
PIA Polling Routine	EX-5
Event Counter Priority Service Routine	EX-9
Multiply Subroutine	EX-11
System — BCD to LED Display	EX-19
System — Machine Control	EX-25
ACIA Memory Load/Dump Program	-X_33

All sample programs are for illustration only. It may not be the most efficient solution and is shown only as an example of programming techniques.

#### EX-2 Example Programs and Systems

#### ${\sf SAMPLE\ PROGRAM-Loading\ and\ Storing\ Data}$

Write a program for the following sequence.

- Begin with data 7F and load it into the A accumulator, then store the data in memory location 50.
- 2. From location 50, load the data into the B accumulator, then store it extended in memory location 0113.
- 3. Reload data into the A accumulator from the extended memory location and store the data in location 6A, then Jump back to the beginning.

Assume this program will be used in a microcomputer system with Hex RAM addresses 000 through 200 (512 bytes) and ROM addresses 800 through FFF (2048 bytes). All numbers are in Hex relation.

#### Source Program

EDU1		12:09EST	02/06/75	
100	MAM	LTR1		
101	OPT	MEM		
102	ORG	\$6A		
103	TEMP	RMB 1		
105		\$0800		
110	STAR	T LDA A ≎\$7F	START OF	PROGRAM
120	STA	A \$50		2070
130		B \$50	ADDRESS OF	рити
140		B \$0113		
150	LDA	A \$0113		
130	STA			
190	JMP	START		
200	MOH			

#### **Assembled Program**

#### SAMPLE PROGRAM — Subtracting Absolute Value of Two Numbers

**Problem:** Calculate a quantity Z which will be absolute value of Y subtracted from the absolute value of W. If the result is less than or equal to zero, set Z equal to zero.


 $Z = |W| - |Y| \qquad \text{if } |W| > |Y|$   $Z = 0 \qquad \text{if } |W| \le |Y|$ 

#### Source Program for Absolute Value Problem

100 NAM ABS 110 OPT M 120 ORG 0 130 W RMB 1 140 Y RMB 1 150 Z RMP 1 160 ORG \$0500 170 LDA A W 180 PPL Z1 IS W POSITIVE? 190 NEG A W WAS NEG. MAKE POS. 200 Z1 LDA P Y 210 PPL Z2 IS Y POSITIVE? 220 NEG B Y WAS NEG, MAKE POS. 230 Z2 SBA SUBTRACT Y FROM W 240 EGT Z3 IS Z POSITIVE? 250 CLR A RESULT WAS ZERO OR NEG. 260 Z3 STA A Z STORE ANSWER IN Z. 270 PRA \* 280 MON

#### Assembled Program for Absolute Value Problem

00100				NAM	ABS	
00110				OPT	M	
00120	0000			ORG	0	
00130	0000	0001	W	RMP	1	
00140	0001	0001	Y	RMP	1	
00150	0002	0001	Z	RME	1	
00160	0500	•		ORG	\$0500	
00170	0500	96 00		LDA A	w	
00180	0502	2A 01		BPL	Z 1	IS W POSITIVE?
00190	0504	40		NEG A		W WAS NEG, MAKE POS.
00200	0505	D6 01	21	LDA B	Y	
00210	0507	2A 01		BPL	7.2	IS Y POSITIVE?
00220	0509	50		NEG P		Y WAS NEG, MAKE POS.
00230	050A	10	Z2	SPA		SUBTRACT Y FROM W
00240	050B	SE 01		BGT	<b>Z</b> 3	IS Z POSITIVE?
00250	050D	4F		CLR A		RESULT WAS ZERO OF NEG.
00560	050E	97 02	<b>Z</b> 3	STA A	Z	STORE ANSWER IN Z.
00270	0510	50 FE		PRA	*	
00280				MON		




#### PIA POLLING ROUTINE


The following routine illustrates one of the various techniques of determining which PIA has generated an interrupt. Recall that each PIA has an A side and a B side which may cause the  $\overline{IRQ}$  line to go low thus generating an interrupt. All the PIA interrupt lines are tied together and connected to the one interrupt input pin  $(\overline{IRQ})$  of the MPU. Consequently, when an interrupt is generated, some bit 6 or bit 7 of a PIA is set. The only way to determine where the interrupt came from is to poll bit 6 and bit 7 of each PIA control register to see if it is a "1" (thus an interrupt).

This routine polls the control registers of two PIAs. It reads the contents of each control register and executes the BMI instruction which effectively checks to see if bit 7 is set. If bit 7 is not set, a ROL A instruction is executed which shifts bit 6 into bit 7 thus permitting use of the BMI instruction again. Once a set control bit is detected, it branches to a subroutine to service that particular interrupt. After servicing the interrupt, an RTI instruction is executed which causes the processor to return to whatever it was doing before the interrupt.

#### PIA POLLING EXAMPLE SYSTEM BLOCK DIAGRAM



Flow Chart for PIA Polling Routine



#### Source Program for PIA Polling Routine

```
100 NAM POLL
110 OPT MEM
120 PIA1AC EQU $4005
130 PIA1BC EQU $4007
140 PIA2AC EQU $4009
150 PIA2BC EQU $400B
200 OP6 $100
210 POLL LDA A PIA1AC
    BMI ROUT1
220
230
    POL A
240.
    BMI ROUTS
250 LDA A PIAIBO
260
    BMI POUT3
270
    FOL A
    BMI POUT4
280
290
    LDA A PIASAC
300
    BMI ROUTS
310
    POL A
320
    BMI ROUTE
330 LDA A.PIASBO
340
    BMI ROUTZ
350
    ROL A
360 BMI ROUTS
37.0
    RTI
390 RTI
              ◆THIS IS PIA1AC CAS SERVICE ROUTINE
400 ROUTE NOR
410 RTI
               ◆THIS IS PIAIBO OBL SERVICE ROUTINE
420 POUTS NOP
430 PTI
               ◆THIS IS PIAIBO OBS SERVICE ROUTINE
440 POUT4 NOP
450 PTI
460 ROUTS NOR
               ◆THIS IS PIAZAC CAI SERVICE ROUTINE
470 RTI
                ◆THIS IS PIASAC CAS SERVICE ROUTINE
480 ROUTE NOR
490 RTI
                ◆THIS IS PIASBO OBL SERVICE ROUTINE
500 POUTZ NOP
510 RTI
520 ROUTS NOP
                ◆THIS IS PIASBO OBS SERVICE POUTINE
530 RTI
540 MON
```


#### Assembled Program for PIA Polling Routine

O01100
00120
00130
00140
00150
00200 0100
00210 0100 B6 4005 PDLL
00220 0103 2B 1C
00230 0105 49
00240 0106 2B 1B
00250 0108 B6 4007
00260 0108 28 18
00270 010D 49
00280 010E 2B 17
00290 0110 B6 4009
00300 0113 2B 14
00310 0115 49
00320 0116 2B 13
00330 0118 B6 400B
00340 011B 2B 10
00350 011D 49
00360 011E 28 0F
00370 0120 3B
00380 0121 01 ROUT1 NOP
00390 0122 3B
00400 0123 01 ROUT2 NOP
00410 0124 3B RTI 00420 0125 01 RDUT3 NDP +THIS IS PIA1BC CB1 SERVICE 00430 0126 3B RTI 00440 0127 01 RDUT4 NDP +THIS IS PIA1BC CB2 SERVICE 00450 0129 3B RTI 00460 0129 01 RDUT5 NDP +THIS IS PIA2AC CA1 SERVICE 00470 012A 3B RTI
00420 0125 01 ROUTS NOP +THIS IS PIA1BC CB1 SERVICE 00430 0126 3B RTI  00440 0127 01 ROUTS NOP +THIS IS PIA1BC CB2 SERVICE 00450 0129 3B RTI  00460 0129 01 ROUTS NOP +THIS IS PIA2AC CA1 SERVICE 00470 012A 3B RTI
00430 0126 3B RTI 00440 0127 01 RDUT4 NDP +THIS IS PIA1BC CB2 SERVICE 00450 0129 3B RTI 00460 0129 01 RDUT5 NDP +THIS IS PIA2AC CA1 SERVICE 00470 012A 3B RTI
00440 0127 01 ROUT4 NOP +THIS IS PIA1BC CB2 SERVICE 00450 0129 3B RTI  00460 0129 01 ROUT5 NOP +THIS IS PIA2AC CA1 SERVICE RTI
00450 0129 3B RTI 00460 0129 01 RDUT5 NDP →THIS IS PIA2AC CA1 SERVICE 00470 012A 3B RTI
00460 0129 01 ROUTS NOP +THIS IS PIA2AC CA1 SERVICE 00470 012A 3B RTI
00470 012A 3B RTI
00480 012B 01 ROUT6 NOP •THIS IS PIASAC CAS SERVICE
00490 012C 3B RTI
00500 012D 01 ROUT? NOP +THIS IS PIASEC CB1 SERVICE
00510 012E 3B RTI
00520 012F 01 ROUTS NOP +THIS IS PIASEC CB2 SERVICE
00530 0130 3B RTI
00540 MON

### **EVENT COUNTER PRIORITY SERVICE ROUTINE**

Three event counters are used to monitor a process. The value of each of these counters is read (using PIAs) and stored in memory. A unique service routine is required depending on which counter has the greatest number. If two counters have the same number which is greater than the third, then the priority of service is M (located at \$0), P (located at \$1), then U (located at \$2). The service routine for M largest is at \$E000, P largest is at \$D000, and U largest is at \$C000. Program to start at location \$1000.

### **Basic Flow Chart**



00350

# **Assembled Program**

PAGE 1	I GTR	12/03/75	14:12.00

00100 00110 00120 1000	NAM GTR OPT M ORG \$1000
00130	*LOAD M INTO ACC A FROM \$0
00140 1000 96 00	LDA A \$0
00150	*COMPARE ACC A WITH P IN \$1
00160 1002 91 01	CMP A \$1
00170 00180 1004 25 07	*IF P>M GO TO PGREAT BCS PGREAT
00190	*COMPARE ACC A WITH U IN \$2
00200 1006 91 02	CMP A \$2
00210 00220 1008 25 0C	*IF U>M GO TO UGREAT BCS UGREAT
00230 00240 100A 7E E000	*OTHERWISE JUMP TO M SERVICE ROUTINE JMP \$E000 M IS THE LARGEST
00250	*LOAD P INTO ACC A FROM \$1
00260 100D 96 01	PGREAT LDA A \$1
00270	*COMPARE ACC A WITH U IN \$2
00280 100F 91 02	CMP A \$2
00290	*IF U>P GO TO UGREAT
00300 1011 25 03	BCS UGREAT
00310 00320 1013 7E D000	*OTHERWISE JUMP TO P SERVICE ROUTINE  JMP \$DOOO P IS THE LARGEST
00330 00340 1016 7E C000	*U GREATER, JUMP TO U SERVICE ROUTINE UGREAT JMP \$C000

MON

### MULTIPLY SUBROUTINE

This subroutine multiplies two 8-bit unsigned binary numbers. The product of the two 8-bit numbers is formed by shifting the multiplier one bit to the right and checking for a one or zero. If a one is present, the multiplicand is added to the product (answer).

The multiplicand is then shifted one bit to the left. This has the effect of multiplying the multiplicand by two. The multiplier is again shifted one bit to the right and the shifted bit checked for a one or zero. If it is a one, the shifted multiplicand is added to the product. The process is repeated until the multiplier has no more ones remaining. When no more ones remain in the multiplier, the problem is finished and the product is the final product.

### Example

Multiply 
$$170_{10} \times 5_{10} = 850_{10}$$

$$170_{10} = AA_{16}$$

$$5 = 05_{16}$$

$$1010 \quad 1010 \quad \text{Multiplicand (M)}$$

$$0000 \quad 0101 \quad \text{Multiplier (N)}$$


$$This \; 1 \; \text{requires the multiplicand M to be added to product.}$$

$$This \; 1 \; \text{requires the multiplicand shifted left twice (4 x M) to be added to the product.}$$

zero, the problem is finished.

Since all remaining higher bits of the multiplier are

$$AA_{16} \times 5_{16} = 352_{16} = 850_{10}$$



TR1141

READY LIST

CMULT

```
100 NAM CMULT
110 OPT M.S
120 **********************
130 * REV 003 11-10-75 EAINTER
140 *
150 * THIS SUPROUTINE MULTIPLIES TWO 8 BIT PYTES.
160 * THE MULTIPLICAND IS STORED IN BYTE NB1.
170 * THE MULTIPLIER IS STORED IN BYTE NB2.
180 * THE RESULT IS STORED IN BYTES ANS2 AND ANS1.
190 * ANS2 IS THE UPPER BYTE OF THE RESULT.
200 * ANSI IS THE LOWER PYTE OF THE RESULT.
210 ******************************
220 SPC 1
230 ORG 0
240 NBIA RMF 1 SHIFT MULTIPLICAND STORE
250 NB1 RMB 1 MULTIPLICAND
260 NE2 RMF 1 MULTIPLIER
270 ANS2 RMB 1 UPPER BYTE OF RESULT
280 ANSI RMP I LOWER BYTE OF RESULT
290 SPC 1
300 ORG $10
310 SPC 1
330 MULT CLF A CLEAF ANSWER & SHIFT AREAS
340 STA A NELA
350 STA A ANSI
360 STA A ANS2
370 LDA A NB2 NE2=MULTIPLIER
380 PRA LOOP1
385 SPC 1
390 LOOP2 ASL NEI SHIFT MULTIPLICAND LEFT
400 ROL NEIA UPPER BYTE OF MULTIPLICAND
410 LOOP1 LSP A SHIFT MULTIPLIER RIGHT
420 FCC NOADD SHIFT AND DON'T ADD
430 LDA B ANSI ADD SHIFTED MULTIPLICAND-
440 ADD B NB1 TO ANS1 AND ANS2.
450
   STA B ANSI LOWER BYTE OF RESULT
460 LDA P ANS2
470 ADC B NEIA ADD WITH CARRY
460
   STA B ANS2 UPPER BYTE OF RESULT
490
    TST A
500 NOADD ENE LOOPS START SHIFTING AGAIN,
510 RTS FINISHED!!!
520
    MON
```

20:52EST 11/11/75

READY

PAGE 1 CMULT 11/11/75 20:55-00

00100					NAM		CMULT	
00110					OPT		M,S	
00120				*****	****	***	*******	******************
00130				* REV	003	11.	-10-75 E	BAINTER
00140				*				
00150								TIPLIES TWO 8 BIT BYTES.
00160				* THE	MULT	I PL	ICAND IS	STORED IN PYTE NBI.
00170				+ THE	MULT	I PL	IER IS ST	TORED IN BYTE NR2.
00180				* THE	RESU	LT :	IS STORE	IN BYTES ANS2 AND ANSI.
00190				* ANS2	IS '	THE	UPPER RY	TE OF THE RESULT.
00200				* ANSI	15	THE	LOWER PY	TE OF THE RESULT.
00210				*****	****	***	*******	*******************
00230	0000				ORG		0	
00240	0000	000	0.1	NEIA	EMP		1	SHIFT MULTIPLICAND STORE
00250	0001	000	01	NPI	EMB		1	MULTIPLICAND
00260	0002	000	01	NP2	RMB		1	MULTIPLIER
00270	0003	000	1 C	ANS2	HMB		1	UPPER FYTE OF RESULT
00280	()004	000	0.1	ANSI	RMB		ì	LOWER PYTE OF RESULT
00300	0010				ORG		\$10	
00330	0010	4F		MULT	CLR	Α		CLEAR ANSWER & SHIFT AREAS
00340	0011	97	00		STA	Α	NBIA	
00350	0013	97	04		STA	Α	ANS 1	
00360	0015	97	03		STA	Α	ANS2	
00370	0017	96	02		LDA	Α	NP2	NP2=MULTIPLIFR
00380	0019	20	06		PRA		LOOPI	
00390	001E	78	0001	L00P2	ASL		NPI	SHIFT MULTIPLICAND LEFT
00400	001E	79	0000		ROL		NBIA	UPPER EYTE OF MULTIPLICAND
00410	0021	44		LOOPI	LSR	Α		SHIFT MULTIPLIER RIGHT
00420	0022	24	OD		PCC		NOADD	SHIFT AND DON'T ADD
00430	0024	D6	04		LDA	P	ANS I	ADD SHIFTED MULTIPLICAND-
00440	0026	DB	01		ADD	P	NBI	TO ANSI AND ANS2.
00450	0028	D7	04		STA	P	ANS 1	LOWER BYTE OF RESULT
00460					LDA	Ð	ANS2	
00470	002C	D9	00		ADC	B	NBIA	ADD WITH CARRY
00480					STA	В	ANS2	UPPER PYTE OF RESULT
00490					TST			
00500			E8	NO ADD	BNE		LOOP2	START SHIFTING AGAIN
00510					RTS		•	FINISHEDIII
00520	3000				MON			

### SYMBOL TAPLE

ANSI 0004 ANS? 0003 LOOPI 0021 LOOP2 001E MULT 0010 TR1143
NB1 0001 NB1A 0000 NP2 0002 NOADD 0031

```
PUN MPSSIM
MPSSIM
            21:01EST
                       11/11/75
MOTOROLA SPD. INC. OWNS AND IS RESPONSIBLE FOR MPSSIM
        COPYRIGHT 1973 & 1974 BY MOTOROLA INC
     MOTOROLA MPU SIMULATOR, RELEASE 1.3
  ENTER MF FILENAME
                      -INPUT AND DISPLAY
? CMULT 1
                       BASE IS HEX
FILE'S LAEEL:
MULTI IS MF FOR CHULT PROGRAM SIMULATION.
CHH IA OC
            EA P X A P C
*0000 *** *0000*0001 0000 00 00 000Z00 00F2 0000104
7 MI
                                             LIST OF MACROS THAT
   MACRO LIBRARY LISTING
TH (SR P10, S00F0, T0. SM1, #1, #2. T50. DM0, 5)
                                             WERE DEFINED BEFORE
     [SR P10,500F0,T0.5M1,#1,#2.R100.DM0,5]
GO
                                             IN A RUN OF CMULTI
RES [DMO,5]
                                             ON MPSSIM
1132 REMAINING CHARACTERS
(TR OAA, O
                                                   TRACE WITH NBI = AA16 = 17010
*0010 CLR A*0010*0011 0000 00 00 000Z00*00F0 0000002
                                                                 NB2 = 0.
#0011 STA A+0000+0013 0000 00 00 000200 00F0 0000006
*0013 STA A*0004*0015 0000 00 00 000Z00 00F0 0000010
*0015 STA A*0003*0017 0000 00 00 000Z00 00F0 0000014
+0017 LDA A+0002+0019 0000 00 00 000Z00 00F0 0000017
                                                          NOTE NUMBER OF
*0019 BRA *001A*0021 0000 00 00 000Z00 00F0 0000021
                                                          MACHINE CYCLES
*0021 LSR A*0021*0022 0000 00 00 000700 00F0 0000023
*0022 BCC *0023*0031 0000 00 00 000Z00 00F0 0000027
                                                          REQUIRED TO
+0031 PNE +0032+0033 0000 00 00 000700 00F0 0000031€
                                                          COMPLETE
HH IA OC
            EA P
                       Х
                           AP
                                        S
*0033 RTS *00F2*0000 0000 00 00 000Z00*U0F2 0000036
                                                          MULTIPLICATION
INST FAULT
          *0000*0001 0000 00 00 000Z00 00F2 0000038
*0000 ***
(TRES)
                                                   RES MACRO WILL
0000 00 AA 00 00 00 .....
                                                    DISPLAY MEMORY
                                                   LOCATIONS STARTING
                                                   AT LOCATION OO (ZERO).
                                                   THE NUMBER OF
     .. RESULT OR ANSWER = 00 00.
                                                   LOCATIONS DISPLAYED
                                                   IS FIVE.
```

TR1144

```
TRACE NBI = 5_{10} = 5_{10}

NB2 = 5_{16} = 5_{10}

5_{10} \times 5_{10} = 25_{10} = 19_{16}

*0010 CLR A+0010+0011 0000 00 00 000200+00F0 0000002
#0011 STA A*0000*0013 0000 00 00 000Z00 00F0 0000006
#0013 STA A#0004#0015 0000 00 00 000200 00F0 0000010
+0015 STA A+0003+0017 0000 00 00 000Z00 00F0 0000014
*0017 LDA A*0002*0019 0000*05 00 000000 00F0 0000017
+0019 PRA +001A+0021 0000 05 00 000000 00F0 0000021
*0021 LSR A*0021*0022 0000*02 00 0000VC 00F0 0000023
*0022 PCC *0023*0024 0000 02 00 0000VC 00F0 0000027
HH IA OC FA P X A B C
*0024 LDA B*0004*0026 0000 02 00 000Z0C 00F0 0000030
*0026 ADD B*0001*0028 0000 02*05 000000 00F0 0000033
*0028 STA B*0004*002A 0000 02 05 000000 00F0 0000037
#002A LDA B#0003#002C 0000 02#00 000Z00 00F0 0000040
*002C ADC B*0000*002E 0000 02 00 000Z00 00F0 0000043
*002E STA B*0003*0030 0000 02 00 000Z00 00F0 0000047
*0030 TST A*0030*0031 0000 02 00 000000 00F0 0000049
*0031 BNE *0032*001B 0000 02 00 000000 00F0 0000053
HH IA OC EA P
                      X A B C
                                         S
*0021 LSR A*0021*0022 0000*01 00 000000 00F0 0000067
*0022 BCC *0023*0031 0000 01 00 000000 00F0 0000071
*0031 BNE *0032*001E 0000 01 00 000000 00F0 0000075
*001B ASL *0001*001E 0000 01 00 000000 00F0 0000081
*001E ROL *0000*0021 0000 01 00 000200 00F0 0000087
+0021 LSR A+0021+0022 0000+00 00 000ZVC 00F0 0000089
*0022 BCC *0023*0024 0000 00 00 000ZVC 00F0 0000093
*0024 LDA B*0004*0026 0000 00*05 00000C 00F0 0000096
*0026 ADD B*0001*0028 0000 00*19 000000 00F0 0000099
+0028 STA B+0004+002A 0000 00 19 000000 00F0 0000103
HH IA OC EA P
                      X A B C
                                         S
+002A LDA B+0003+002C 0000 00+00 000Z00 00F0 0000106
*002C ADC B*0000*002E 0000 00 00 000700 00F0 0000109
+002E STA B+0003+0030 0000 00 00 000Z00 00F0 0000113
*0030 TST A*0030*0031 0000 00 00 000Z00 00F0 0000115
*0031 BNE *0032*0033 0000 00 00 000Z00 00F0 0000119
*0033 RTS *00F2*0000 0000 00 00 000Z00*00F2 0000124
INST FAULT
*0000 ***
           *0000*0001 0000 00 00 000Z00 00F2 0000126
                         ANSWER IS CORRECT 1916 = 2510
0000 00 14 05 00 19
```

```
RUN NBI = AA16 = 17010
                         NBZ = AA16 = 17010
7 GO 0AA, 0AA
                         17010 × 17010 = 2890010 = 70E4,4
INST FAULT
 0000 *** B 0000 0001 0000 00*70 H00Z00 00F2 0000280
*0033 RTS *00F2*0000 0000 00 70 H00Z00 00F2 0000278
                           - RESULT
0000 55 00 AA (70 E4) U....
7 GO (4,4)
INST FAULT 4/6 × 4/6 = 4/0 × 4/0 = 16/0 = 10/6
*0000 *** *0000*0001 0000 00*00 000Z00 00F2 0000104 '
DISPLAY LAST INSTRUCTION
HH IA OC
               EA P
*0033 RTS *00F2*0000 0000 00 00 000Z00 00F2 0000102
0000 00 10 04 00 (10) .... RESULT
7 GO (OA, OA)
INST FAULT A16 X A16 = 1010 X 1010 = 10010 = 6416
+0000 *** +0000+0001 0000 00 00 000Z00 00F2 0000148
*0033 RTS *00F2*0000 0000 00 00 000Z00 00F2 0000146
0000 QD 50 OA 00 647.P...
7GO (OFF, OFF
FF<sub>16</sub> x FF<sub>16</sub> = 255<sub>10</sub> x 255<sub>10</sub> = 65025<sub>10</sub>

MEMORY FAULT AT 80FF

*0000 CLR *80FF*0003 0000 00*FE H00Z00 00F2 0000372 16
? DL
*0033 RTS *00F2*0000 0000 00 FE H00Z00 00F2 (0000366)
                           ~ RESULT
                                               THIS IS THE WORST CASE
0000 7F 80 FF (FE 01).....
                                                TIME REQ'D. TO MULTIPLY
                                                WITH THE LARGEST 8 BIT
                                                NUMBER. TIME INCLUDES
PROGRAM STOP AT 0
                                                THE RTS INSTRUCTION.
                                                                            TR1146
```


# PAGE 001 MPY1

00001 00002 00003 00004 2000	◆REV0 2	HAM MPY1 2-25-76 BAINTER IPT M.OT.S.NO IRG \$2000	]P
00006 00007 00008 00009 00010 00011	OUNSIGNE OUNCE OUN	C A REENTRANT 8  D BINARY MULTIF  ULTIPLICAND, ACCE  HLL MPYRE SUBROU  MSBYTE WILL BE  SYTE WILL BE RET	PLY SURPOUTINE. B=MULTIPLIER UTINE. THE E IN ACCA AND
00013 00014 00015 00016 00017	• 1 • 2 • 3	X MULTIPLICAN	
00019	• START	OF SUBPOUTINE .	•••••
00021 2000 36 00022 2001 34 00023 2002 37 00024 2003 30 00025 2004 4F 00026 2005 5F 00027 2006 A7 01 00028 2008 20 04 00029 2008 68 02 00030 2000 69 01	MPAS 4	ES PSH B PSX LR A ELR B ETA A 1, X ERA MPY1 ESL 2, X	MULTIPLICAND ON STACK MULTIPLICAND SHIFT STOPE MULTIPLIER ON STACK SP TO INDEX REG.  CLR MULTIPLICAND STORE  SHIFT MULT-CAND LEFT SHIFT MULT-CAND STORE LEFT
00031 200E 64 00 00032 2010 24 06	MPY1 L		SHIFT MULTIPLIER RIGHT
00034	+ADD ROU		
00036 2012 EB 02 00037 2014 A9 01 00038 2016 6D 00 00039 2018 26 F0	A) T		TEST MULTIPLIER FOR ZERO FINISHED 39999
00041 00042 201A 31 00043 201B 31 00044 201C 31	I ! I !	P STACK BEFORE NS NS NS	PETUPNING FROM SUBROUTINE
00045 201D 39 00046 MEYEE 2000 MEYE 2000 MEYE 2006 MDADD 2018	₩.		RETURN TO CALLING ROUTINE
TOTAL ERPORS 00000			

## SAMPLE SYSTEM PROBLEM — BCD to LED (Table Look-Up)


As an example of a system problem, assume a system composed of a 7-segment LED and a 4-wire BCD signal. The object will be to use an M6800 to convert the BCD signal to the 7-segment code necessary to the LED.

Even though the same task could be done with one TTL IC (7447), this problem illustrates not only a very simple complete system, but more important it demonstrates one method of using a look-up table without getting entangled with more complex concepts.




				TRU	тн т	ABL	E					ОИТРИТ
В	0D (	CODE			SEVE	EN-SE	GME	NT (	CODE		DISPLAY	WORD (HEX)
d	С	b	a	A'	B'	C'	D'	E'	F′	G'		
0	0	0	0	0	0	0	0	0	0	1		01
0	0	0	1	1	0	0	1	1	1	1		4F
0	0	1	0	0	0	1	0	0	1	0	3	12
0	0	1	1	0	0	0	0	1	1	0		06
0	1	0	0	1	0	0	1	1	0	0	'	4C
0	1	0	1	0	1	0	0	1	0	0	5.	24
0	1 .	1	0	1	î	0	0	0	Û	0	<u> </u>	60
0	1	1	1	0	0	0	1	1	1	1	7	0F
1	0	0	0	0	С	0	0	0	0	0	8,	00
1	0	0	1	0	0	0	1	1	0	0	7	0C
IN	/AL!	D CC	DE	0	1	1	0	6	0	0	1	30





### **SYSTEM CONFIGURATION**



0000 - 007F RAM ADDRESSES

TR1135-3

### SOURCE LISTING

### LIST

```
BCDLED
            20:29EST
                      11/10/75
100 NAM BCDLED
110 OPT M
115 SPC 1
120 ORG 0
130 INDEX RMB 2
140 ORG $0C00 PIA ADDRESSES
150 PIAIAD RMB 1
160 PIAIAC RME I
170 PIAIBD RMP 1
180 PIAIBC RMP 1
190 ORG $3F00 BUILD TABLE
200 TABLE FCP $1,$4F,$12,$6,$4C,$24,$60,$1,,$C
210 FCB $30,$30,$30,$30,$30,$30 ERROR INPUTS
220 ORG $3FFE
230 FDP START RESTART VECTOR
235 SPC 1
240 ORG $3C00 BEGIN PROGRAM
250 START LDA A #SFF
260 STA A PIAIBD B-SIDE ALL OUTPUTS
270 LDA A #200000100
280 STA A PIAIAC
290 STA A PIAIBC
300 LDX #TABLE GET STARTING ADR OF TABLE
310 STX INDEX
320 LOOP LDA A PIAIAD READ RCD INPUT
330 AND A #$00001111 MASK 4 MSB
340 STA A INDEX+1
350 LDX INDEX
360 LDA A 0,X
370 STA A PIAIBD OUTPUT TO LED
380 BRA LOOP DO IT AGAIN
390 MON
```

READY

TR1194

### ASSEMBLY LISTING

ENTER SI FILENAME ?BCDLED

ENTER MF FILENAME ?LEDSIM:C

FILE'S LABEL:

MF FOR SIMULATION OF BCDLED PROGRAM

---

PAGE 1 BCDLED 11/10/75 20:30.00

00100 00110					NAM OPT		BCDLED M	
00120					ORG		U	
00130		000	0.5	INDEX	RMB		2	
00140					ORG		<b>\$</b> 0000	PIA ADDRESSES
00150				PIAIAD			1	
00160				PIAIAC			1	
00170			-	PIAIBD			1	
00180		000	01	PIAIPC			1	
00190					ORG		\$3F00	BUILD TABLE
00200	3F00	01		TABLE	FCB		\$1,\$4F,\$1	2,56,54C,524,560,5F,,5C
	3F01							
	3F02	15						
	3F03	06						
	3F04	4C						
	3F05	24						
	3F06	60						
	3F07	O F						
	3F08	00						
	3F09	oc						
00210	3F0A	30			FCB		\$30,\$30,\$	30,\$30,\$30,\$30 ERROR INPU
	3F0B	30						
	3FOC	30						
	3FOD							
	3F0E	30						
	3F0F	30						
00220	3FFE				ORG		\$3FFE	
00230	3FFE	300	00		FDP		START	RESTART VECTOR
00240					ORG		\$3C00	PEGIN PROGRAM
00250				START	LDA		#SFF	
00260					STA		PIAIBD	B-SIDE ALL OUTPUTS
00270					LDA		<b>₽</b> \$0000010	00
00280	3C07	B7	0001		STA		PIALAC	
00290					STA	Α	PIAIBC	
00300					LDX		<b>●TABLE</b>	GET STARTING ADR OF TABLE
00310					STX		INDEX	
00320	3C12	B6	0000	LOOP	LDA		PIALAD	READ BCD INPUT
00330					AN D		<b>#2</b> 0000111	1 MASK 4 MSB
00340					STA	Α	INDEX+1	
00350					LDX		INDEX	
00360					LDA		0.X	AURAUR 20 1 20
00370					STA	A		OUTPUT TO LED
00380	3C20	50	FO		BRA		LOOP	DO IT AGAIN
00390					MON			
								TR1193

### SIMULATION

RUN MPSSIM

MPSSIM 20:35EST 11/10/75

---

MOTOROLA SPD, INC. OWNS AND IS RESPONSIBLE FOR MPSSIM COPYRIGHT 1973 & 1974 BY MOTOROLA INC

MOTOROLA MPU SIMULATOR, RELEASE 1.3

ENTER MF FILENAME ?LEDSIM: C

MACRO LIBRARY LISTING
TRA (SR P3C00,S007F,T0.SM0C00,#1.RP3C20.T201
RUN (SR P3C00,S007F,T0.SM0C00,#1.RP3C20.R201
RES (DM0C021

1124 REMAINING CHARACTERS 7TRA 0

\*3C00 LDA A\*3C01\*3C02 0000\*FF 00 00N000\*007F 0000002 \*3C02 STA A\*0C02\*3C05 0000 FF 00 00N000 007F 0000007 \*3C05 LDA A\*3C06\*3C07 0000\*04 00 000000 007F 0000009 \*3C07 STA A\*0C01\*3C0A 0000 04 00 000000 007F 0000014 \*3COA STA A\*0C03\*3COD 0000 04 00 000000 007F 0000019 \*3C10 STX \*0001\*3C12 3F00 04 00 000000 007F 0000027 \*3C12 LDA A\*0C00\*3C15 3F00\*00 00 000Z00 007F 0000031 \*3C15 AND A\*3C16\*3C17 3F00 00 00 000Z00 007F 0000033 HH IA OC EA P X A B С S \*3C17 STA A\*0001\*3C19 3F00 00 00 000Z00 007F 0000037 \*3C19 LDX 0001\*3C1B 3F00 00 00 000000 007F 0000041 \*3C1B LDA A\*3F00\*3C1D 3F00\*01 00 000000 007F 0000046 \*3C1D STA A\*0C02\*3C20 3F00 01 00 000000 007F 0000051 BKPT AT 3C20 \*3C20 BRA \*3C21\*3C12 3F00 01 00 000000 007F 0000055 7RES

0C02 01 • TB1192

### 7SM0C00,33

7T20

\*3C12 LDA A\*0C00\*3C15 3F07\*33 00 000000 007F 0000059 HH IA OC EA P X A B C S T 
\*3C15 AND A\*3C16\*3C17 3F07\*03 00 000000 007F 0000061 
\*3C17 STA A\*0001\*3C19 3F07 03 00 000000 007F 0000065 
\*3C19 LDX 0001\*3C1B\*3F03 03 00 000000 007F 0000069 
\*3C1E LDA A\*3F03\*3C1D 3F03\*06 00 000000 007F 0000074 
\*3C1D STA A\*0C02\*3C20 3F03 06 00 000000 007F 0000079 BKPT AT 3C20 
\*3C20 BRA \*3C21\*3C12 3F03 06 00 000000 007F 0000083 
7SM0C00,7B\*120

\*3C12 LDA A\*0C00\*3C15 3F03\*7B 00 000000 007F 0000087
\*3C15 AND A\*3C16\*3C17 3F03\*0B 00 000000 007F 0000089
\*3C17 STA A\*0001\*3C19 3F03 0B 00 000000 007F 0000099
\*3C19 LDX 0001\*3C1B\*3F0B 0B 00 000000 007F 0000097
HH IA OC EA P X A B C S T
\*3C1B LDA A\*3F0B\*3C1D 3F0B\*30 00 000000 007F 0000102
\*3C1D STA A\*0C02\*3C20 3F0B 30 00 000000 007F 0000107
BKPT AT 3C20
\*3C20 BRA \*3C21\*3C12 3F0B 30 00 000000 007F 0000111
\*7RES

0C02 30 0

BKPT AT 3C20
3C20 BRA 3C21 3C12\*3F09\*0C 00 000000 007F 0000055
7RES

OCO2 OC . 7RUN 5

BKPT AT 3C20
3C20 BRA 3C21 3C12\*3F05\*24 00 000000 007F 0000055
7RES

0C02 24 \$

BKPT AT 3C20 3C20 BRA 3C21 3C12\*3F0E\*30 00 000000 007F 0000055 7RES

0C02 30 0

PROGRAM STOP AT 0


TR1195

### SAMPLE SYSTEM - Machine Control

The following system description is that of an MC6800 controlling a hypothetical machine. This machine may be part of an industrial or commercial process and could be involved in manufacturing such as photographic processing or other assembly-line operations. While the application is imaginary, it does serve to illustrate how hardware and software marry and that each has its proper place in any system architecture. Although the system will function, its purpose is the illustration of techniques and the intention to clarify the configuring of an entire system.

### **Function of System**

The input from the machine to be controlled consists of eight switches, manual and/or cam-operated that provide the input information to the electronics about the machine's condition. As these switches are mechanical, their output contains severe bouncing which must be eliminated by some method. The driven items (controlled outputs) are four incandescent lamps for operator indication or optical control functions within the machine, and four AC motors driving various parts.



TR1199

The processor system examines the state of the eight inputs after performing a software debounce, and calculates an appropriate output based on this information. It then gives this output to the lamps and motors in a judicious fashion.

### System Operation

A system schematic is shown in the following pages. The clock consists of a cross-coupled monostable, MC8602 (see pages 4-10, application manual), with an MC3459 driver and the restart circuit is an MC1455 (pages 4-43 of same). Interrupts will be given to the system via CA1 and CB1 of the PIA from a one-shot, MC74121. The Q output goes high, close to the zero crossing of the ac line and come low about 4 ms later, at the peak of the line cycle.

The restart routine sets the stack pointer, initializes the PIA, clears out some RAM locations, clears the interrupt mask, then falls into the executive code. The executive code is a loop which runs continuously, looking at the eight inputs and comparing them to a look-up table. This table is composed of two-byte pairs. The first byte of a pair is indicative of a certain input combination, and the second byte is the corresponding output pattern that would be given to the lights and motors, if the first byte should be a match with the actual inputs. The reader should notice that the executive code takes its input word not from the PIA, but from RAM—at EXINP—and gives its output not to the PIA, but to RAM—at EXOUT. Therefore, the executive code does not handle the system tasks of I/O; these are taken care of in the interrupt routines.

Notice that CA1 and CB1 are tied together and are driven by the A output of the one-shot. Line CA1 has been programmed to be sensitive to a rising edge and CB1 a falling edge. Since the one-shot is driven by the ac line, we have indicators in terms of interrupts corresponding to the zero-crossing (CA1) and peak (CB1) times of the line cycle.


The system makes use of three interrupts. Valley, Peak, and NMI.

The Valley interrupt comes from CA1 and occurs near the zero-cross of the ac line. The lights are turned on at this zero-current time, greatly increasing their life and reducing inrush stress on the SCRs. This output data is taken from RAM location EXOUT, the executive output. Valley has the second function of bringing in the input information from PIAPA, conditioning (debouncing) it, and storing it at EXINP, the input for the executive. Debouncing is performed by checking the inputs at 8 ms intervals; and, if they are equal for three consecutive times, the data is stored in EXINP, thus eliminating external hardware which would otherwise be required.

The Peak interrupt comes from CB1 and occurs near the peak of the line cycle. This is the optimum time to turn off inductive loads, and the only function of this interrupt is to output the four bits of motor data from EXOUT to PIAPB.

There is a third interrupt, NMI. Here it is used to indicate the impeding loss of power. In order not to leave the motors and lights running uncontrolled because of a power-supply or other failure, NMI turns off all outputs and goes into an infinite loop with no escape.

If an oscilloscope were hung on the IRQ line, it would look like an inverted picket fence timed to the line frequency.




It is obvious that a processor such as the MC6800 is not fully utilized in this application. It could perform several other functions in addition to controlling this machine, or control many of them simultaneously.

TR1203-3

SYSTEM CONFIGURATION


199

# **SOFTWARE FLOW**



TR1201

### INTERRUPT ROUTINES



TR1202

PAGE 1 HYDER 11/03/75 11:21.00

```
00100
                                      10/30/75 REV 002
                        MAM
                              HYDER
00110
                        OPT
                              M=MF9,S,D=TAPE,NDG
00120 0000
                        086
                              0000
00130 0000 0001
                 EXINP
                        RMB
                                      LABEL RAM LOCATIONS
00140 0001 0001
                 COUNT
                        RMB
                              1
00150 0002 0001
                 EXOUT
                        RMB
                              1
00160 0003 0001
                 TEMP
                        RMB
                              1
00170
00180 0080
                        DR6
                              $0030
00190 0030 0001
                PIAPA RMB
                                      LABEL PIA LOCATIONS
                              1
               PIACA RMB
00200 0081 0001
                              1
00210 0032 0001
                PIAPB RMB
                              1
00220 0033 0001
                PIACE RMB
                              1
00230
00240 3000
                     - DRG
                             $3000
00250
                 ******* ROUTINE*****
00260
00270 3000 BE 007F RESTRY LDS
                              ≎$007F
                                     LOAD STACK POINTER
00230 3003 7F 0000 CLR
                             EXIND
00290 3006 7F 0001
                       CLR
                             COUNT
                                      CLEAR DUT RAM
00300 3009 7F 0002
                      CLR
                              EXBUT
00310 8000 7F 0003
                      CLR
                             TEMP
00320
                           ≎≸0007
PIAPA
≎≸FF05
00330 300F CE 0007
                     LDX
                                      SET UP PIA
00340 3012 DF 30
                       STX
00350 3014 CE FF05
                       LDX
                             ##FF05
00360 8017 DF 82
                       STX
                             PIAPB
00370
00380 8019 0E
                       CLI
00390
                 00400
00410 801A CE 8033 EXEC LDX
                             #TABLE
00420 301D 96 00 CONTIN LDA A EXINP GET DATA FROM RAM
                 CMP A 0.X
00430 801F A1 00
                                      IS THERE A MATCH?
00440 3021 27 09
                       BEO
                              MATCH
00450 3023 03
                 CHECK INX
00460 9024 03
                       INX
00470 8025 80 8049
                       CBX
                           #ENDTAB+2 END OF TABLE?
                           CONTIN NO? CONTINUE
00480 8028 26 F3
                       BME
00490 302A 20 EE
                       BRA
                              EXEC
                                      YES? BEGIN AGAIN
00500
                 MATCH LDA B 1.X
00510 3020 E6 01
                                      GET DATA TO DUTPUT
00520 802E D7 02
                       STA B EXOUT
                                      STORE IT IN RAM
00530 3030 3E
                       WAI
                                      NOTHING ELSE TO DO
00540 3031 20 E7
                       BRA
                           EXEC
                                      RETURN TO EXEC LOOP
00550
00560
                 *************************************
00570
                 ◆TABLE FOLLOWS: FORM IS: DATA BYTE FOLLOWED
00530
                 *BY AN OUTPUT BYTE INDICATIVE OF THE OUTPUT BYTE
00590
                 ◆TO BE GIVEN TO THE PIAPB
00600
00610 8033 0000
                 TABLE FDB
                             $0000.$0103.$0277.$0381.$4201.$A42F
00620 BO3F D311
                       FIR
                             $D311,$8B29,$FF11,$FE08
00630 3047 4D88
                 ENDTAB FDB
                             $4088 END OF TABLE
```


### PAGE 2 HYDER 11/03/75 11:21.00

```
00640
                   *************IRQ POLLING ROUTINE**********
00650
00660
00670 3049 96 33
                  POLL
                         LDA A PIACB
                                         GET OB
                                         VALLEY OR PEAK INTERRUPT?
00630 304B 2B 27
                          BMI
                                PEAK
00690
                   ◆◆◆◆◆◆◆◆◆◆INTERRUPT FOR VALLEY (LIGHTS % INPUTS) ◆
00700
00710
00720 804D 86 F0
                   VALLEY LDA A
                                #$F0
00730 304F 94 02
                                         DUTPUT 4 BITS OF LIGHT
                         AND A
                                EXPUT
00740 3051 D6 32
                         LDA B
                               PIAPB
                                         DATA ONLY W/O CHANGING
                               $$0F
                                         MOTOR OUTPUTS
00750 3053 C4 OF
                          AND B
00760 3055 1B
                          ABA
00770 3056 97 32
                          STA A
                                PIAPE
00780
00790 3053 96 30
                         LDA A
                                PIAPA
                                         INPUTS SAME AS
                                         LAST TIME? CLEARS INTERRUPT
00300 305A 91 03
                          OMP A
                                TEMP
00310 3050 27 06
                          BEQ
                                 SAME
00320 305E 97 03
00330 3060 7F 0001
                                         STORE NEW DATA
                          STA A
                                TEMP
                          CLR
                                 COUNT
                                         ZÉRO COUNTER
                                         GO BACK TO EXEC
                          RTI
00340 8063 3B
00350
                                         THIRD TIME MATCH?
00360 3064 06 01
                   SAME
                         LDA B
                                :01
00370 3066 D1 01
                          OMP B
                                COUNT
                                         IF 30, 60 TO 600DIN
00330 3068 27:04
                          BEQ
                                 600DIN
                                         IF NOT, JUST INC COUNTER
                                COUNT
00390 306A 7C 0001
                          INC
00900 306D 3B
                          RTI
                                         AND RETURN
00910
                   GOODIN STA A EXINP
                                         PUT GOOD DATA IN RAM
00920 306E 97 00
00930 3070 7F 0001
                          CLR
                                 COUNT
                          RTI
00940 3073 3B
00950
00960
                   *************INTERRUPT FOR PEAK (MOTOR) OUTPUTS*****
00970
00980 3074 36 OF
                          LDA A
                                         DUTPUT 4 BITS OF
                   PEAK
                                #$0F
00990 3076 94 02
                          AND A
                                EXBUT
                                         MOTOR DATA WILL CHANGING
                                         LIGHT DATA. ALSO CLEARS INT
                                PIAPE
01000 3078 D6 32
                          L DA B
01010 307A C4 F0
                          AND B
                                #$F0
                          ABA
01020 807C 1B
01030 907D 97 32
01040 307F 3B
                          STA A PIAPE
                          RTI
01050
                     01060
01070
                                         TURN OFF ALL OUTPUTS
01030 3030 7F 0032 NMI
                          CLR
                                PIAPE
                   HANGUP NOP .
01090 3083 01
                          BRA
                                 HANGUP
                                         60 TO SLEEP
01100 3034 20 FD
01110
                   01120
01130
                          ORG
                                 $83F8
01140 33F8
                                POLL,0000,NMI,RESTRT
                          FDB
01150 33F8 3049
01160
                          MON
01170
                                                                     TR1205
```

### ACIA MEMORY LOAD/DUMP PROGRAM

### Example


Assume three 128 x 8 MCM6810 RAMs in a system. It is desired to load a 256-byte program into the two upper RAMs starting with address 0080.




After the hand-loading of the starting and stopping vectors, the load program is executed by starting the MPU at program address 0900. When the program has finished loading, the CA2 line of PIA1 will go low. This signal can be used to stop the tape recorder or turn off a lamp to indicate the end of the loading process.

The memory dump program works as follows: The start-and-stop memory dump addresses or vectors are hand-loaded into RAM locations 0000, 0001, 0002, and 0003 in the same manner as in the previous load program. Program exeuction begins at memory address 094B. The characters AA and 55 are first dumped or placed on the tape in order to indicate the beginning of memory dump or listing. Each program character or byte is dumped via the ACIA and Modem until the last memory location has been addressed and dumped. When the dump operation is complete, the CA2 lead of PIA1 will go low, indicating dump complete.

### Load via ACIA (MC6850)



# Dump via ACIA (MC6850)



### Source Program for Load/Dump via ACIA Program

```
1.000 NAM LDBOOT
2.000 OPT M
3.000 ♦ THIS PROGRAM LOADS OR DUMPS MEMORY
4.000 ♦ PLACE START ADDRESS IN LOC 00 % 01
5.000 ◆ PLACE END ADDRESS + 1 IN LOC 02 & 03
6.000 ◆ IF ERROR OCCURS, CHECK LOC 04 % 05 FOR ADDRESS.
7.000 ♦ CA2 STOPS DRIVE AT EOT OR ERROR.
8.000 ◆ CB2 GIVES ERROR INDICATION.
9.000 ◆ DUMP PROGRAM STARTS AT LOC 094B.
10.000 PIA1AC EQU $0805
11.000 PIA1BC EQU $0807
12.000 ACIAC EQU $0806
13.000 ACIAD EQU $0809
14.000 | DRG $0900
15.000 LDA A $$03
16.000 STA A ACIAC ACIA MASTER RESET
17.000 LDX $00 LOAD START ADDRESS
18.000 LDA A #$19 ACIA 8 BITS EVEN PARITY
19.000 STA A ACIAC
20.000 LOOP LDA A ACIAC
21,000 ROR A
22.000 BCC LOOP RECEIVER FULL?
23.000 LDA A ACIAD
24.000 CMPAA.CMP A ⇔$AA IS FIRST CHAR "AA"?
25,000 BNE LOOP BRANCH IF NOT
26.000 LOOP1 LDA A ACIAC
27.000 ROR A
28.000 BCC LOOP1
29.000 LDA A ACIAD
30.000 CMP A $$55 IS SEC⊡ND CHAR "55"?
31.000 BNE CMPAA IF NOT, TRY FOR AN "AA"
32.000 LOOP2 LDA A ACIAC
33.000 TAB TRANSFER A TO B
34.000 AND B #$70
35.000 BNE ERROR BRANCH IF ERROR
36.000 ROR A
37.000 BCC LOOP2
38.000 LDA A ACIAD LOAD A CHAR FROM TAPE
39.000 STA A 0,X STORE IN MEMORY
40.000 INX INCREMENT ADDRESS
41.000 CPX $02 LOAD COMPLETED?
42.000 BNE LOOPS GO GET MORE
43.000 END LDA A #$30
44.000 STA A PIA1AC TURN OFF CA2
45.000 BRA ◆
46.000 ERROR LDA A #$36
47.000 STA A PIAIBO TURN ON ERROR LIGHT
48.000 STX $04 STORE ADR OF ERROR
49.000 BRA END
50.000 PAGE
51.000 LDX $00 +START OF DUMP PROGRAM
```

### EX-36 Example Programs and Systems

# Source Program for Load/Dump via ACIA Program (continued)

```
52.000 LDA A #$19
53.000
       STA A ACIAC
54.000
       LƊA A ≎$AA →OUTPUT CONTROL CHAR
55.000
       STA A ACIAD
56.000 LOOP5 LDA A ACIAC
57.000
       ROR A
58.000
       ROR A
59.000
      BCC LOOP5
                   ◆XMIT BUFFER EMPTY?
60.000 ·LDA A $$55
                   ◆DUTPUT SECOND CONTROL CHAR
61.000 STA A ACIAD
62.000 LOOP6 LDA A ACIAC
63.000
      ROR A
64.000
      ROR A
65.000 BCC LOOP6
                   *XMIT BUFFER EMPTY?
66.000 LOOP4 LDA A 0,X
67.000 STA A ACIAD ◆OUTPUT CHAR TO TAPE
68.000 LOOP3 LDA A ACIAC
69.000
      ROR A
70.000
       ROR A
71.000
      72.000
       INX
73.000
      OPX $02
74.000
       BNE LOOP4
75.000
       BRA END
76.000
       MON
```

### Assembled Program for Load/Dump via ACIA Program

```
00010
                            MAM
                                   LDBOOT
00020
                            OP T
                                   11
                      THIS PROGRAM LOADS OR DUMPS MEMORY
00030
00040

    PLACE START ADDRESS IN L□C 00 & 01

00050
                    ◆ PLACE END ADDRESS + 1 IN LOC 02 & 03
00060
                    ◆ IF ERROR OCCURS, CHECK LOC 04 % 05 FOR ADDRESS.
00070

    ◆ CA2 STOPS DRIVE AT EOT OR ERROR.

0.0080
                    ◆ CB2 GIVES ERROR INDICATION.
00090

    DUMP PROGRAM STARTS AT LOC 094B.

00100
            0805
                    PIA1AC EQU
                                    $0805
00110
            0807
                    PIA1BO EQU
                                    $0807
00120
            0806
                    ACTAC
                            EQU
                                    $0806
00130
            0809
                    ACTAD
                            FOL
                                   $0809
00140 0900
                            DR 6
                                   $0900
00150 0900 86 03
                            LDA A
                                   $$03
00160 0902 B7
               0806
                            STA A
                                   ACTAC
                                             ACIA MASTER RESET
00170 0905 DE 00
                            LDX
                                    $0.0
                                             LOAD START ADDRESS
00180 0907 86
                            LDA A
                                   #$19
                                             ACIA 8 BITS EVEN PARITÝ
               19
00190 0909 B7
               0806
                            STA A
                                   ACTAC
00200 0900 BA
                            LDA A
               0806 LODE
                                   ACTAC
00210 090F 46
                            ROR A
00220 0910 24 FA
                            BOO
                                   LOOP
                                             RECEIVER FULL?
00230 0912 B6 0809
                            LDA A
                                   ACIAD
00240 0915 81 AA
                    CMPAA
                            CMP A
                                   #####
                                             IS FIRST CHAR "AA"?
00250 0917 26 F3
                                   LOOP
                                             BRANCH IF NOT
                            BME
00260 0919 B6 0806 LOOP1
                            LDA A
                                   ACTAC
00270 0910 46
                            ROR A
00280 091D 24 FA
                            BOO
                                   L00F1
00290 091F B6 0809
                            LDA A
                                   ACIAD
00300 0922 81 55
                            CMP A
                                   *$55
                                             IS SECOND CHAR "55"?
00310 0924 26 EF
                            BNE
                                   CMPAA
                                             IF NOT, TRY FOR AN "AA"
00320 0926 B6
               0806 LOOP2
                            LDA A
                                   ACTAC
00330 0929 16
                            TAB
                                             TRANSFER A TO B
00340 092A 04 70
                            AND B
                                   $$70
00350 0920 26 14
                                   ERROR
                                             BRANCH IF ERROR
                            BME
00360 092E 46
                            ROR A
00370 092F 24 F5
                            BOO
                                   LOOP2
00380 0931 B6
               0809
                            LDA A
                                   ACIAD
                                             LOAD A CHAR FROM TAPE
00390 0934 A7
               0.0
                            STA A
                                    0,8
                                             STORE IN MEMORY
00400 0936 08
                            INX
                                             INCREMENT ADDRESS
00410 0937
           90.08
                            CPX
                                   $02
                                             LOAD COMPLETED?
00420 0939 26 EB
                            BNE
                                   LOOPS
                                             GO GET MORE
                    END
00430 093B 86 30
                            LDA A
                                   $30
00440 093D B7
              08.05
                            STA A
                                   PIATAC
                                             TURN OFF CAS
00450 0940 20 FE
                            BRA
00460 0942 86
               36
                    ERROR
                            LDA A
                                   $36
00470 0944 B7
                            STA A
                                   PIA1BO
                                             TURN ON ERROR LIGHT
               08 07
00480 0947 DF
               04
                            STX
                                   $04
                                             STORE ADR OF ERROR
00490 0949 20 FO
                            BRA
                                   END
```

# Assembled Program for Load/Dump via ACIA Program (continued)

-								
	0.0510	094B	DΕ	00		LDX	<b>\$</b> 00	◆START OF DUMP PROGRAM
	00520	094D	86	19		LDA A	<b>#</b> \$19	
	00530	094F	В7	0806		STA A	ACIAC	
	0.0540	0952	86	ĤĤ		LDA A	<b>≎\$AA</b>	◆OUTPUT CONTROL CHAR
	0.0550	0954	B7	0809		STA A	ACIAD	
	00560	0957	В6	08 06	LOOP5	LDA A	ACIAC	
	0.0570	095A	46			ROR A		
	00580	095B	46			ROR A		
	00590	0950	24	F9		BCC	L00P5	◆XMIT BUFFER EMPTY?
	0.0600	095E	86	55		LDA A	<b>\$</b> 55	◆OUTPUT SECOND CONTROL CHAR
	0.0610	0960	В7	08 09		STA A	ACIAD	
	00620	0963	В6	0806	LOOP6	LDA A	ACIAC	
	0.0630	0966	46			ROR A		
	0.0640	0967	46			ROR A		
	00650	0968	24			BCC	LOOP6	◆XMIT BUFFER EMPTY?
	00660	096A	86	00	L00F4	LDA A	0•X	
	00670	0960	В7	08,09		STA A	ACIAD	◆OUTPUT CHAR TO TAPE
	00680	096F	В6	0806	L00P3	LDA A	ACIAC	
	00690	0972	46			ROR A		
	00700	0973	46			ROR A		THEFER PARTIE
	00710	0974	24	F9		BOO	LOOP3	*→XMIT BUFFER EMPTY?
	00720	0976	08			INX		
	00730	0977		02		CPX	\$02	
	00740	0979				BNE	LOOP4	
	00750	097B	20	ΒE		BRA	END	
	00760					MON		

# **System Configuration**



### SYSTEM CONFIGURATION

Perhaps the strongest points of the M6800 system is the extreme ease of use and connection given to the user and the almost complete lack of external parts needed for operation. This section is intended as an aid to connecting the various lines in order to have a complete operating M6800 system. In general, three sets of lines need to be connected: the data bus, the address bus, and the control bus. It is assumed that when this step in the design cycle is reached, the parts required for the particular system are known. An example follows this section.

### **DATA BUS**

The data bus connection is trivial; the eight bus lines DØ through D7 simply connect to those pins on every package marked DØ through D7.

### **ADDRESS BUS**

The sole purpose of, the address bus wiring is to give each memory location in every part its own *unique* address. This is accomplished by connecting the various chip selects on each part to the address bus in order to select that part from the others, and then wiring the lower order address lines to select a particular location within each part. This can be thought of as selecting an individual page, and then selecting one word on that page, thus accessing only one word in the whole book!

Usually RAM is located in lowest memory to take advantage of the direct memory addressing mode. ROM is in high memory because we must access the eight highest memory locations in order to have the four fixed vectors (IRQ, SWI, NMI, RESTART) available to the MPU. PIAs and ACIAs are usually located in middle memory.

The rules for accomplishing this task are as follows.

- 1. Connect the lower address lines that will enable a particular location within each part. These are RSØ and RS1 for PIAs, Rs for ACIAs, AØ through A6 for RAMs, and AØ through A9 for ROMs.
- 2. Configure the address lines to the various chip selects to select a particular part. This is done by:
- a. Connecting address lines to select a device *type*; that is when ROM is addressed, RAM, PIA, and ACIA are disabled; when RAM is addressed, ROM, PIA, and ACIA are disabled; when PIA/ACIA is address, ROM and RAM are disabled.
- b. Next, use other address lines to select one part within each type; one ROM out of all the ROMs, one RAM out of all RAMs, etc.

If we now check that each part has its own unique addresses, and the MPU can access the four vectors in upper ROM, then the addressing task is complete.

To recap what has been done: We used upper address lines to select a device type; other lines selected one individual part in that type; and lastly the lower address lines picked out one memory location within that part. Unused chip selects simply tie to the appropriate level, +5 V or ground.

### CONTROL BUS

The control lines are necessary for timing and control of the system. These lines are IRQ, RES,  $\phi$ 2, R/W, and VMA.

The  $\overline{IRQ}$  lines from ACIA or PIA may be tied together (wire-OR'ed) and run to either  $\overline{IRQ}$  or  $\overline{NMI}$  on the processor. They should be pulled up to +5 V through a single 3-10 k resistor at the MPU for optimum results.

The RES signal is applied by external circuitry to the MPU and should also be connected to the PIA RES pin.

 $\phi 2$  is used as a sync signal to any part in the system that acts as RAM, that is, the MPU can write into it. It should be wired to the E pin of the PIA, ACIA and a chip select of the RAM. This  $\phi 2$  signal need not be the same  $\phi 2$  that goes to the MPU, for this is a non-TTL-compatible clock signal. Rather, a TTL-type  $\phi 2$  should be bussed around the system.

The R/W line simply connects to the R/W pin on the RAM, PIA, and ACIA. In some cases, it may be pulled up to +5 V through a 3-10 k resistor, as discussed later.

VMA is a signal that, when high, indicates a valid address is being applied to the bus by the MPU. There are two general times when the address on the bus is invalid.

- 1. During some internal operations, the MPU allows invalid addresses to appear on the bus, although they are unused.
  - 2. Anytime the bus is three-stated, it is floating and therefore invalid.

We need to be sure that VMA is used to prevent destruction of data in our system by writing into a location wrongly, or in the case of a PIA or ACIA, by reading a register and accidentally erasing some pending interrupt flags.

During condition 1, above, the MPU hold R/W in the read state so that nothing can be written. We have only to protect the PIAs and ACIAs against flag erasure by connecting VMA ANDed with an address line to a chip select as will be shown in the following example.

During the three-state modes (HALT, WAI, etc.) VMA goes low and we have to make sure that nothing gets written into a memory location by accident. This can be done with a pullup resistor on R/W to insure a read state, or in some systems VMA may be connected to a chip select on the RAMs, if available. Either way, protection is adequate.

NOTE: VMA may be connected to ROM if desired. This is not absolutely necessary as data in ROM cannot be destroyed, but no harm will come in doing so.

Other special connections for systems involving DMA or dynamic memory cyclestealing refresh are discussed in the M6800 applications manual, section 4.


### **BUS BUFFERING**

The M6800 system is guaranteed to run worst case at a maximum clock rate of two megahertz with ten family devices on the busses. If more loading than this is necessary, then bus buffers are required. Section 4-19 of the Applications Manual.

Other miscellaneous lines may need to be connected depending on the system complexity. These include TSC, HALT, and BA. Often these are simply tied to logic levels, but their further use is discussed in the applications manual, section 4. DBE is normally tied to  $\phi 2$ , which is the pin adjacent to it on the MPU package.

### MEMORY EXPANSION

Occasionally the user needs larger amounts of RAM than the MCM6810. In these cases, expansion is extremely simple. If the user needs 1K x 8, for example, probably the cheapest way is to use eight 1K x 1 RAMs in parallel. In this case, AØ through A9 are common to all eight packages, and their enable is shown below. 4K x 8 of RAM is identical except that lines AØ through A11 are used.



The student should notice that a great many M6800 system parts may be attached to busses with no external address decoding whatsoever. The only external gate required other than clocks is that for VMA  $A_{\rm XX}$  to the PIAs. With only standard parts, large amounts of I/O and memory are available to the user. The great ease of configuring an M6800 system is shown in the following example.

### System Configuration Example

Suppose our problem is to configure a system that contains:

3 RAMs 3 ROMs 3 PIAs 1 ACIA

Using the system layout sheet, we list the devices in the left-hand column. Next, we put an 'X' on each address line connection for each part, i.e., AØ through A6 for RAMs, AØ through A9 for ROMs; AØ, A1 to RSØ, RS1 for PIA; and, AØ to RS for the ACIA. See Figure 2.

We must now select a device *type* to the exclusion of the others. Remembering that ROM must be in high memory, we place a CS on A15. Then a  $\overline{\text{CS}}$  for RAMs, PIAs, and ACIAs isolates the ROM device type. Now whenever A15 is high, only ROM is accessed. See Figure 3.

NOTE: PIAs and ACIAs are considered to be the same device type as they have the same chip select configuration and are therefore treated alike in addressing.

To separate RAM from PIA/ACIA, we use A14 as shown in Figure 4. It can now be seen that with a combination of A15 and A14, each device type can be called out while excluding the others.

Now, with each device type selected, we may select one individual part within each type. Starting with the RAMs, we see that we will need two address lines to distinguish among the three. Using A7 and A8 as shown in Figure 5, we can now select one and only one RAM with A7, A8, A14, and A15.

The same thing can be done with ROMs in Figure 6. Starting with all CS (no CS) on ROM#3, we work backward through the binary sequence on A10 and A11.

Now the PIAs and the ACIA have only one CS left for use. The standard most often employed is shown in Figure 7.

We may now check that each device has its own unique address assignments by determining the location of each part as done in the right-hand columns of Figure 7. These numbers will be used in the software to address each part. (Unused address lines are assumed low, Ø.) We can see that some devices have several addresses that can be called to enable them. This is no problem, since we have control over those addresses called by our program and we choose to use the unique ones. For example, address \$401C will enable all three PIAs, but we choose to use \$4004, \$4008, and \$4010.

The last thing to check is that the MPU can get at the interrupt and restart vectors. We apply \$FFF8 through \$FFFF to our address map and notice that the upper eight locations in ROM#3 are enabled. This is true even though we are using addresses \$8C00 through \$8FFF to denote this ROM. Here is an example of non-fully-decoded addressing, i.e., address \$8FFF, \$9FFF, \$AFFF through \$FFFF all appear to be the same. Using more chip selects to more fully decode this area would eliminate this effect if we needed to, but our system does not.


The control lines are connected as shown in Figure 8. Notice that R/W is pulled up to +5 V. The pullup resistor could be eliminated in this system by applying VMA to a CS on each RAM, although either approach is acceptable to avoid alteration of data.

Notice our system has two unused address lines, A12 and A13. These do not have to be bussed all over our system. Figure 9 shows the same system with three unused address lines. The system is identical except that some of the parts are at different unique addresses.

### SYSTEM CONNECT

### MUST CONNECT

- 1. DATA BUS
- 2. INTERNAL ADDRESSES
- 3. ADDRESSES TO ENABLE EACH PART
  - A. GIVE EACH PART ITS OWN UNIQUE ADDRESSES
  - B. MAKE SURE ALL UPPER-ROM VECTORS ARE AVAILABLE ACCOMPLISH THIS BY USING TWO GROUPS OF ADDRESS LINES TO ENABLES (OR CS):
    - i. USE ONE GROUP TO SELECT A DEVICE TYPE, I.E., RAMS, ROMS, PIA/ACIA
    - ii. USE SECOND GROUP TO SELECT OUT ONE INDIVIDUAL PART IN EACH TYPE
- 4. CONTROL BUS  $(\phi 2, VMA R/\overline{W})$



RAM:  $80_{16}$  Bytes of memory each. 2 cs, 4  $\overline{\text{CS}}$ , one cs must be tied to  $\phi$ 2. Usually located in lower memory.

ROM:  $4001_{6}$  bytes of memory each. 4 cs, customer defines which cs and  $\overline{\text{Cs}}$ . Usually located in upper memory.

PIA: 4 BYTES OF MEMORY EACH. 2 CS, 1 CS. ENABLE (SYNC) TIED TO  $\phi 2.$  USUALLY RSO TIED ADD. LINE A0, RS1 to A1. USUALLY LOCATED IN MIDDLE MEMORY.

ACIA: 2 BYTES OF MEMORY EACH. 2 CS, 1  $\overline{\text{CS}}$ . ENABLE (SYNC) TIE TO  $\phi$ 2. USUALLY RS TIED TO A0. USUALLY LOCATED IN MIDDLE MEMORY.

TR1150

Figure 2 - SYSTEM LAYOUT WORK SHEET

	MPU Address Lines (AØ-A15)																Address	
Device	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	From	То
RAM #1										Х	Х	Х	X	Х	Х	Х		
RAM #2										Х	Х	Х	Х	Х	Х	Х	'	
RAM #3										Х	Х	Х	Х	Х	Х	Х		
ROM #1							Х	Х	Х	Х	Х	Х	Х	Х	Х	Х		
ROM #2							Х	Х	Х	Х	Х	Х	Х	Х	Х	Х		
ROM #3							Х	Х	Х	Х	X	Х	Х	X	X	Х		
PIA #1															RS1	RS0		
PIA #2															RS1	RS0		
PIA #3															RS1	RS0		
ACIA #1																RS		

Figure 3 — SYSTEM LAYOUT WORK SHEET

			_	١	иPU .	Addr	ess L	ines (	AØ-	A15)							Address	
Device	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	From	То
RAM #1	cs									Х	Х	X	Х	Х	X	Х		
RAM #2	CS									Х	Х	Х	Х	Х	Х	Х		
RAM #3	CS									Х	Х	Х	X	Х	Х	Х		
ROM #1	CS						Х	Х	Х	Х	Х	Х	Х	Х	Х	Х		
ROM #2	cs						Х	Х	Х	Х	Х	Х	X	Х	X	X		
ROM #3	cs						Х	Х	Х	X	X	Х	X	Х	X	Х		
PIA #1	CS														RS1	RS0		
PIA #2	cs														RS1	RS0		
PIA #3	cs														RS1	RS0		
ACIA #1	CS															RS		

Figure 4 - SYSTEM LAYOUT WORK SHEET

				٨	/IPU /	Addr	ess Li	ines (	AØ-	A15)							Address	
Device	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	From	То
RAM #1	CS	CS								Х	Х	Х	Х	Х	Х	Х		
RAM #2	CS	CS								Х	Х	Х	Х	Х	Х	Х		
RAM #3	cs	CS								Х	Х	Х	Х	Х	Х	Х		
ROM #1	CS						Х	Х	Х	Х	Х	Х	Х	Х	Х	X		
ROM #2	cs						Х	Х	X	Х	Х	Х	Х	Х	X	Х		
ROM #3	cs						Х	Х	X	Х	X	Х	Х	×	X	Х		
PIA #1	cs	CS													RS1	RS0		
PIA #2	CS	CS													RS1	RS0		
PIA #3	CS	cs													RS1	RS0		
ACIA #1	CS	CS														RS		

Figure 5 - SYSTEM LAYOUT WORK SHEET

				ı	MPU .	Addre	ss Li	ines (	AØ-	<b>415</b> )							Address	
Device	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	From	То
RAM #1	CS	CS						cs	cs	Х	Х	х	Х	Х	Х	X		
RAM #2	CS	CS						CS	cs	Х	Х	Х	Х	X	Х	X		
RAM #3	CS	ĊS						cs	CS	X	X	Х	Х	X	Х	X		
ROM #1	CS						Х	Х	Х	Х	Х	Х	Х	Х	Х	X		
ROM #2	cs						Х	х	X	Х	Х	Х	Х	×	Х	X		
ROM #3	CS						Х	Х	Х	Х	Х	Х	Х	Х	X	Х		
PIA #1	CS	cs													RS1	RS0		
PIA #2	CS	cs													RS1	RS0		
PIA #3	CS	CS													RS1	RS0		
ACIA #1	CS	CS														RS		


Figure 6 - SYSTEM LAYOUT WORK SHEET

	MPU Address Lines (AØ – A15)																Address	
					VIPU A	Addre	ss L	nes (	AV - I	415)							Add	ress
Device	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	From	То
RAM #1	CS	CS						CS	CS	Х	Х	Х	Х	Х	X	x		
RAM #2	CS	CS						CS	CS	Х	Х	X	Х	Х	X	Х		
RAM #3	CS	CS						cs	CS	Х	Х	Х	Х	Х	Х	Х		
ROM #1	CS				CS	cs	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х		
ROM #2	CS				cs	CS	Х	×	X	Х	Х	Х	Х	Х	X	X		
ROM #3	CS				cs	cs	Х	Х	Х	Х	Х	Х	Х	Х	X	Х		
PIA #1	CS	CS													RS1	RS0		
PIA #2	CS	cs													RS1	RS0		
PIA #3	CS	CS			-										RS1	RS0		
ACIA #1	CS	CS														RS		

Figure 7 — SYSTEM LAYOUT WORK SHEET

	MPU Address Lines (AØ-A15)																Address	
Device	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	From	То
RAM#1	CS	CS						CS	CS	Х	X	Х	Х	Х	X	X	0000	007F
RAM #2	CS	cs						CS	CS	Х	Х	Х	Х	Х	Х	X	0800	00FF
RAM #3	CS	CS						cs	CS	Х	Х	Х	Х	Х	Х	Х	0100	017F
ROM #1	CS				CS	CS	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	8400	87FF
ROM #2	CS				CS <sup>-</sup>	CS	Х	Х	Х	Х	X	Х	Х	Х	Х	X	8800	8BFF
ROM #3	CS				CS	cs	Χ	Х	X	Х	Х	Х	Х	Х	Х	Х	8C00	8FFF
PIA #1	CS	CS												CS	RS1	RS0	4004	4007
PIA #2	CS	cs											cs		RS1	RS0	4008	400B
PIA #3	CS	CS										CS			RS1	RS0	4010	4013
ACIA #1	CS	CS									cs					RS	4020	4021

Unused inputs tied to ground or to +5 V, as necessary.



System 2					MP	U Ad	dress	Line	s (AØ	-A19	5)							Address	
Device		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	From	То
RAM #1	CS0, CS3, +5 V				CS5	CS4			CS2	CS1	×	х	х	X	х	x	Х	0000	007F
RAM #2	CS3, +5 V; CS4, gnd				CS5	CS2			CS1	CS0	×	×	х	х	х	×	х	0080	00FF
RAM #3	CS3, +5 V; CS4, gnd				CS5	CS2			CS0	CS1	×	х	Х	х	Х	х	х	0100	017F
ROM #1	CS1, CS2, +5 V				CS3	CS0	cs	X	х	х	×	х	х	Х	х	x	х	1400	17FF
ROM #2	CS0, gnd; CS2, +5 V				CS3	CS1	CS	х	х	х	х	х	х	х	х	×	х	1800	18FF
ROM #3	CS0, gnd; CS2, +5 V				CS3	CS1	cs	х	х	х	×	х	х	х	х	х	х	1C00	1FFF
PIA #1					CS2	CS1									CS0	RS1	RS0	0804	0807
PIA #2					CS2	CS1								CS0		RS1	RS0	0808	080B
PIA #3					CS2	CS1					-		CS0			RS1	RS0	0810	0813
ACIA #1	-				CS2	CS1						CS0					RS	0820	0821

# SYSTEM LAYOUT WORK SHEET


ROM TO														
Ę														
FROM														
•														
-														
2														
8														
4														
2														
9														
-														
8 @														
6														
2														
														1
73						·								
14														
15														
DEVICE														
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	14 13 12 11 10 9 8 7 6 5 4 3 2 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

SYSTEMI	AVOLIT	WORK	CHEET

SYS

MPU	Add									,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,							Add	ress
Device	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	From	To
										<u> </u>								
					┢					ļ	<u> </u>							
										<u> </u>						<del>                                     </del>		
										ļ				$\vdash$				
									$\vdash$	<del>                                     </del>	-							
			-	H				-	-	$\vdash$			<del></del>		_	-		
										<u> </u>			-		-			
					-					$\vdash$	$\vdash$		-			$\vdash$	<u> </u>	
	_	-	-	-	┢		-	-	$\vdash$	<u> </u>	-						<del></del>	
	-	-	-	$\vdash$	├	-	-	$\vdash$	$\vdash$	-	ļ	-	_	-		-		
		-			$\vdash$	$\vdash$	-	$\vdash$	┝╌	-	-	$\vdash$		$\vdash$	_		<del> </del>	
			-		$\vdash$			$\vdash$	$\vdash$		-			-		-	<u> </u>	
		-	ļ		$\vdash$					-	-							
	$\vdash$		-	-	<del> </del>	-	-		H		-		-	$\vdash$			<del>                                     </del>	
	-	-	-	<u> </u>	├	-	-	$\vdash$	$\vdash$	├		-	-	_		-		
	-	-	-		┝	-	├	<u> </u>	$\vdash$	<u> </u>	_	$\vdash$	-		_	H		
	$\vdash$	-	-		├		-	-	$\vdash$		-		_			-		
		$\vdash$	<del>                                     </del>	-	$\vdash$	$\vdash$	<u> </u>	-			<u> </u>	-	-					
	-	-	├	$\vdash$	┞	-	$\vdash$	-	$\vdash$	<u> </u>	-	-	-			$\vdash$		
	-	-	-	$\vdash$	<del> </del>	-	<u> </u>	-	H	ļ			-					
· · · · · · · · · · · · · · · · · · ·		-	$\vdash$	-	<del> </del>	-	ļ	_	-	<del> </del>	-		-					
	$\vdash$			-	<u> </u>	-	<u> </u>	-		ļ	-	H				-		
	-	_	-	-	├			-		<u> </u>	<u> </u>	-	-			<u> </u>		
	-		<u> </u>	$\vdash$	$\vdash$	<u> </u>	├-	-		<b> </b>	<del> </del>	-		-	_	-		
		-	-		<b>├</b>	-	<del> </del>	_	$\vdash$	ļ	l	-	_			-	<u> </u>	
	-	<u> </u>	<u> </u>	-	<b> </b>	<u> </u>	├	-	-	<u> </u>	<u> </u>		-	-		-	<u> </u>	
	-	<u> </u>	-	-	-		-		$\vdash$	<u> </u>	<u> </u>	-		-		-		
		L		<u></u>		L			L_	<u> </u>			L	<u> </u>		L	L	

X = Variable



\*CS OR CS (CUSTOMER DEFINES)

D1543-1